Memory circuit and method for processing a code to be loaded...

Static information storage and retrieval – Read/write circuit – Testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S718000, C365S094000, C365S189050

Reexamination Certificate

active

10989096

ABSTRACT:
A ROM-type memory is provided that includes a matrix of memory cells made up of rows and columns, with each row allowing storage of a page of MUX words of N bits. An address decoder decodes addresses in order to extract the page to be read. At the output of the matrix, N multiplexers are each coupled to the columns that correspond to one of the bits of the output stage. An N-bit output stage includes at least one inverter, with each of the inverters being connected to the output of one of the multiplexers so as to restore inverted values of information to be stored to correct values. The inverted values are stored in all of the memory cells of all of the columns coupled to the one multiplexer. Storing the inverted values makes it possible to store less “0” values within the matrix and further makes LVS testing of the ROM memory considerably easier. Also provided is a method for sequentially checking groups of memory cells.

REFERENCES:
patent: 5343434 (1994-08-01), Noguchi
patent: 5426609 (1995-06-01), Okuda
patent: 5787033 (1998-07-01), Maeno
patent: 6292868 (2001-09-01), Norman
patent: 6363001 (2002-03-01), Borot et al.
patent: 6563745 (2003-05-01), Ilkbahar
Winegarden, S, “Bus Architecture of a system on a chip with user-configureable system logic” in IEEE Journal of Solid-State Circuits, Mar. 2000, vol. 35, Issue 3, pp. 425-433.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory circuit and method for processing a code to be loaded... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory circuit and method for processing a code to be loaded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit and method for processing a code to be loaded... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3825000

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.