Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1982-09-29
1985-02-19
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Data refresh
365210, G11C 1140
Patent
active
045009740
ABSTRACT:
A memory circuit capable of detecting that refresh operation is surely ended is disclosed. The memory circuit comprises a memory cell matrix, a dummy array sharing rows with the memory cell matrix and similar column structure to the memory cell matrix, and means coupled to a pair of digit lines of the dummy array for detecting that a potential at either of the pair of digit lines in the dummy array reaches an amplified low level.
REFERENCES:
patent: 4371956 (1983-02-01), Maeda et al.
Fears Terrell W.
Nippon Electric Co. Ltd.
LandOfFree
Memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-617403