Static information storage and retrieval – Read/write circuit – Testing
Patent
1994-09-08
1995-10-17
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Testing
365202, 365210, G11C 1300
Patent
active
054596912
ABSTRACT:
A memory circuit, in which test data are compared with stored data, comprises a plurality of memory cells each having two complementary data outputs indicative of a respective stored bit of the stored data. The two complementary outputs are selectively interchanged, in response to a respective test bit of the test data. An output signal is then generated (e.g. by a sense amplifier) in response to the relative polarities of the two complementary data outputs. The output signal is indicative of whether the stored bit is equal to the test bit. Where a multi-bit word is stored in a plurality of the memory cells, the output signals generated by a comparison of each stored bit of the multi-bit word and respective bits of the test data are combined by, for example, an AND gate. The output of the AND gate indicates whether the test data matches the stored multi-bit word.
REFERENCES:
patent: 5130945 (1992-07-01), Hamamoto et al.
patent: 5148397 (1992-09-01), Kokbun
Advanced Risc Machines Limited
Fears Terrell W.
Smith Albert C.
LandOfFree
Memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-603171