Memory chain

Details Memory chain Memory chain

2007-12-11

2007-12-11

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S005000, C711S154000

Reexamination Certificate

active

10757000

ABSTRACT:
A memory system having a plurality of memory devices and a memory controller. The memory devices are coupled to one another in a chain. The memory controller is coupled to the chain and configured to output a memory access command that is received by each of the memory devices in the chain and that selects a set of two or more of the memory devices to be accessed.

REFERENCES:
patent: 5715274 (1998-02-01), Rostoker et al.
patent: 5860080 (1999-01-01), James et al.
patent: 5945886 (1999-08-01), Millar
patent: 6125419 (2000-09-01), Umemura et al.
patent: 6304450 (2001-10-01), Dibene, II et al.
patent: 6833984 (2004-12-01), Belgacem
patent: 2002/0067915 (2002-06-01), Shida et al.
patent: 2002/0083255 (2002-06-01), Greeff et al.
patent: 2004/0030803 (2004-02-01), Eatherton et al.
IEEE Computer Society,IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface(SCI)Signaling Technology(RamLink), IEEE Std 1596.4-1996, Mar. 19, 1996, pp. i-91.
Przybylski, Steven A.,New DRAM Technologies, MicroDesign Resources, 1994, pp. 204-215.
Poulton, John,Signaling in High-Performance Memory Systems, ISSCC 1999, pp. 1-59.
Serial Network SDRAMpresentation, ENEE 759H, Spring 2003, pp. 1-30.

Affiliated with

Also associated with

Rating

Memory chain does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory chain, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory chain will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3865842