Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-08-23
2011-08-23
Rizk, Sam (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S054000
Reexamination Certificate
active
08006164
ABSTRACT:
For one embodiment, an apparatus comprises memory circuitry including memory cells, error detection circuitry to detect error in data stored by memory cells of the memory circuitry, and supply voltage control circuitry to increase supply voltage for one or more memory cells of the memory circuitry based at least in part on detected error. Other embodiments have one or more other features.
REFERENCES:
patent: 5303190 (1994-04-01), Pelley, III
patent: 5313425 (1994-05-01), Lee et al.
patent: 6154413 (2000-11-01), Longwell et al.
patent: 6178537 (2001-01-01), Roohparvar
patent: 6181608 (2001-01-01), Keshavarzi
patent: 6191606 (2001-02-01), Ye
patent: 6285621 (2001-09-01), Beer
patent: 6329874 (2001-12-01), Ye
patent: 6400206 (2002-06-01), Kim
patent: 6496040 (2002-12-01), Narendra
patent: 6515513 (2003-02-01), Ye
patent: 6519176 (2003-02-01), Hamzaolglu
patent: 6552887 (2003-04-01), Karnik
patent: 6560725 (2003-05-01), Longwell et al.
patent: 6567329 (2003-05-01), Somasekhar
patent: 6608786 (2003-08-01), Somasekhar
patent: 6643199 (2003-11-01), Tang
patent: 6654277 (2003-11-01), Hsu et al.
patent: 6707708 (2004-03-01), Alvandpour
patent: 6724648 (2004-04-01), Khellah
patent: 6724649 (2004-04-01), Ye
patent: 6801463 (2004-10-01), Khellah
patent: 6801465 (2004-10-01), Somasekhar
patent: 6831871 (2004-12-01), Khellah
patent: 6876571 (2005-04-01), Khellah
patent: 6906973 (2005-06-01), Somasekhar
patent: 6909652 (2005-06-01), Ye
patent: 6985380 (2006-01-01), Khellah
patent: 7020041 (2006-03-01), Somasekhar
patent: 7120804 (2006-10-01), Tschanz
patent: 7206249 (2007-04-01), Khellah
patent: 7268569 (2007-09-01), Vassighi
patent: 7342845 (2008-03-01), Somasekhar
patent: 7385865 (2008-06-01), Khellah
patent: 7581154 (2009-08-01), Rai et al.
patent: 2005/0223251 (2005-10-01), Liepe
patent: 2006/0280019 (2006-12-01), Burton et al.
patent: 2007/0002607 (2007-01-01), Khellah
patent: 2007/0165477 (2007-07-01), Dempsey
patent: 2007/0168848 (2007-07-01), Tschanz
patent: 2007/0271421 (2007-11-01), Kim
patent: 2008/0080266 (2008-04-01), Khellah
patent: 2008/0143407 (2008-06-01), Schrom
patent: 2008/0162986 (2008-07-01), Kim
patent: 2009/0083495 (2009-03-01), Khellah et al.
patent: 2009/0161442 (2009-06-01), New et al.
patent: 10-98781 (1996-01-01), None
patent: 1996-681 (1996-01-01), None
patent: 10-281152 (2001-03-01), None
patent: 2007/063264 (2007-06-01), None
Kim, Hyungwon et al., “Dual-Level Voltage Shifters for Low Leakage Power”; U.S. Appl. No. 09/354,484 filed Jul. 16, 1999.
Khellah et al, “Memory Having Bit Line With Resistor(s) Between Memory Cells”; U.S. Appl. No. 11/648,399, filed Dec. 28, 2006.
Datta et al, “On-Chip Memory Cell and Method of Manufacturing Same”; U.S. Appl. No. 11/729,192, filed Mar. 27, 2007.
Doyle, et al, “Capacitor, Method of Increasing a Capacitance Area of Same, and System Containing Same”; U.S. Appl. No. 11/731,543, filed Mar. 29, 2007.
Someskar et al, “Inverter Based Return-To-Zero (RZ) + Non-RZ (NRZ) Signaling”; U.S. Appl. No. 11/644,348, filed Dec. 22, 2006.
Huang, et al. “Method and Apparatus Improving Performance of a Digital Memory Array Device”; U.S. Appl. No. 11/823,358, filed Jun. 27, 2007.
Tschanz, et al, “Delay Fault Detection Using Latch With Error Sampling”; U.S. Appl. No. 11/758,124, filed Jun. 5, 2007.
Combined Search and Examination Report received for United Kingdom matter GB0719014.3 mailed Feb. 11, 2008; 2 pages.
Agostinelli, M., et al., “Erratic Fluctuations of SRAM Cache Vmin at the 90nm Process Technology Node”, Electron Devices Meeting, IEDM Technical Digest, pp. 655-658 (Dec. 5, 2005).
Hareland, Scott, et al., “Impact of CMOS Process Scaling and SO1 on the Soft Error Rates of Logic Processes”, Symposium on VLSI Technology Digest of Technical Papers, pp. 73-74 (Jun. 12-14, 2001).
Korean Intellectual Property Office Notice of Preliminary Rejection for corresponding Patent Application No. 10-2007-98725, mailed Oct. 31, 2008, 4 pages.
English Translation of Korean Intellectual Property Office Notice of Preliminary Rejection for corresponding Patent Application No. 10-2007-98725, mailed Oct. 31, 2008, 3 pages.
Korean Intellectual Property Office Notice of Last Preliminary Rejection for corresponding Patent Application No. 10-2007-98725, mailed Apr. 9, 2009, 4 pages.
English Translation of Korean Intellectual Property Office Notice of Last Preliminary Rejection for corresponding Patent Application No. 10-2007-98725, mailed Apr. 9, 2009, 3 pages.
Korean Intellectual Property Office Notice of Final Rejection for corresponding Patent Application No. 10-2007-98725, mailed Jan. 28, 2010, 3 pages.
English Translation of Korean Intellectual Property Office Notice of Final Rejection for corresponding Patent Application No. 10-2007-98725, mailed Jan. 28, 2010, 3 pages.
UK Intellectual Property Office Combined Search and Examination Report for corresponding Patent Application No. GB0719014.3, mailed Feb. 11, 2008, 5 pages.
De Vivek
Kim Nam Sung
Muhammad Khellah
Somasekhar Dinesh
Ye Yibin
Fagan Matthew C.
Intel Corporation
Rizk Sam
LandOfFree
Memory cell supply voltage control based on error detection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell supply voltage control based on error detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell supply voltage control based on error detection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2693340