Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1997-07-28
2000-05-02
Hoang, Huan
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365226, 36518518, G11C 700
Patent
active
060580518
ABSTRACT:
The current paths of a plurality of floating gate type MOSFETs are series-connected to form a series circuit. The series circuit is connected at one end to receive a reference voltage, and is connected to data programming and readout circuit. In the data programming mode, electrons are discharged from the floating gate to the drain of the MOSFET or holes are injected into the drain into the floating gate. The data readout operation is effected by checking whether current flows from the other end to the one end of the series circuit or not.
REFERENCES:
patent: 4099196 (1978-07-01), Simko
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 4425632 (1984-01-01), Iwahashi et al.
patent: 4447895 (1984-05-01), Asano et al.
patent: 4467453 (1984-08-01), Chiu et al.
patent: 4500975 (1985-02-01), Shirato
patent: 4503522 (1985-03-01), Etoh et al.
patent: 4506350 (1985-03-01), Asano et al.
patent: 4580247 (1986-04-01), Adam
patent: 4597062 (1986-06-01), Asano et al.
patent: 4601020 (1986-07-01), Arakawa et al.
patent: 4648074 (1987-03-01), Pollachek
patent: 4775958 (1988-10-01), Hasimoto
patent: 4805150 (1989-02-01), Asano et al.
patent: 4811292 (1989-03-01), Watanabe
patent: 4901281 (1990-02-01), Yoshida et al.
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 5008856 (1991-04-01), Iwahashi
patent: 5148394 (1992-09-01), Iwahashi
patent: 5270969 (1993-12-01), Iwahashi
H. N. Kotecha, "Electrically Alterable Non-Volatile Logic Circuits", IBM Technical Disclosure Bulletin, vol. 24, No. 7B, Dec. 1981, pp. 3811-3812.
R. Stewart et al., "A High Density EPROM Cell and Array," Symposium on VLSI Technology Digest of Technical Papers, pp. 89-90, May 1986.
E. Adler, "Densely Arrayed EEPROM Having Low-Voltage Tunnel Write", IBM Technical Disclosure Bulletin, vol. 27, No. 6, Nov. 1984, pp. 3302-3307.
Prince and Due-Gundersen, "Semiconductor Memories", 1983, pp. 136-139.
Hoang Huan
Kabushiki Kaisha Toshiba
LandOfFree
Memory cell of non-volatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell of non-volatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell of non-volatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1599144