Memory cell capable of storing more than two logic states by usi

Details Memory cell capable of storing more than two logic states by usi Memory cell capable of storing more than two logic states by usi

1996-12-23

1998-06-02

Nelms, David C.

Static information storage and retrieval

Read only systems

Resistive

365104, 365148, 365168, 36518907, 257379, G11C 1714

Patent

active

057611106

ABSTRACT:
A system and process which enables storage of more than two logic states in a memory cell. In one embodiment, a programmable resistor is coupled in series with a transistor between a supply voltage and a data read line. When an access signal is asserted, the transistor provides a conductive path, and a voltage drop is sustained by the programmable resistor. The programmable resistor has a resistance which is set during a programming step to one of a plurality of values by passing a heating current through the programmable resistor for one of a corresponding plurality of predetermined lengths of time. When the access signal is asserted, the voltage drop sustained across the programmable resistor is indicative of the stored logic state. An analog-to-digital (A/D) converter is coupled to the data read line so as to sense the voltage drop and determine the state represented. Since the additional logic states may be used to represent additional information bits, this memory circuit increases the number of bits that may be stored per memory cell, thereby increasing the storage density and reducing the cost per bit.

REFERENCES:
patent: 4014008 (1977-03-01), Groeger et al.
patent: 4057788 (1977-11-01), Sage
patent: 4633438 (1986-12-01), Kume et al.
patent: 4661929 (1987-04-01), Aoki et al.
patent: 4715014 (1987-12-01), Tuvell et al.
patent: 4910709 (1990-03-01), Dhong et al.
patent: 4935896 (1990-06-01), Matsumura et al.
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5119330 (1992-06-01), Tanagawa
patent: 5159570 (1992-10-01), Mitchell et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5257225 (1993-10-01), Lee
patent: 5282162 (1994-01-01), Ochii
patent: 5283761 (1994-02-01), Gillingham
patent: 5351210 (1994-09-01), Saito
patent: 5357464 (1994-10-01), Shukuri et al.
patent: 5394362 (1995-02-01), Banks
patent: 5459686 (1995-10-01), Saito
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5532955 (1996-07-01), Gillingham
patent: 5541869 (1996-07-01), Rose et al.
Abbott, et al., "A 4K MOS Dynamic Random-Access Memory," IEEE Journal of Solid-State Circuits, vol. SC-8, No. 5, Oct. 1973, pp. 292-298.

Affiliated with

Also associated with

Rating

Memory cell capable of storing more than two logic states by usi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell capable of storing more than two logic states by usi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell capable of storing more than two logic states by usi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1468551