Static information storage and retrieval – Systems using particular element – Semiconductive
Patent
1994-02-28
1995-11-28
Yoo, Do Hyun
Static information storage and retrieval
Systems using particular element
Semiconductive
365154, 365205, G11C 1140
Patent
active
054714206
ABSTRACT:
Memory cells having a stable write operation are formed in an array on a CMOS gate array semiconductor substrate. Each memory cell includes mutually adjacent transistors from a first pair of complementary conductivity type MOS transistor rows. These transistors are used to form a flip-flop and first and second access gates. The memory cell further includes mutually adjacent MOS transistors from a second pair of complementary conductivity type MOS transistor rows. These transistors are used to form an inverter and a third access gate connected to the output of the inverter. The input of the inverter is connected to one end of the flip-flop. The inputs of the first and second access gates are connected to bit lines through which complementary data signals are applied. The gates of the first and second access gate transistors are connected to a write word line. The third access gate is connected to a readout signal providing bit line, and the gate of the third access gate MOS transistor is connected to a read word line.
REFERENCES:
patent: 4447891 (1984-05-01), Kadota
patent: 5334880 (1994-08-01), Abadeer et al.
patent: 5379260 (1995-01-01), McClure
"Advanced Structured Arrays Combine High Density Memories With Channel-Free Logic Array" by T. Chan et al., IEEE 1987 Custom Integrated Circuits Conference; pp. 39-43 (see p. 42, FIG. 5).
Japanese patent application for Memory Cell Circuit on Semiconductor Integrated Circuit Device (no serial no.) by inventor Hideshi Maeno filed on Sep. 4, 1990.
Maeno Hideshi
Nii Koji
Mitsubishi Denki & Kabushiki Kaisha
Morrison Thomas R.
Pastel Christopher R.
Yoo Do Hyun
LandOfFree
Memory cell array semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell array semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell array semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2018240