Memory cell array and non-volatile memory device

Details Memory cell array and non-volatile memory device Memory cell array and non-volatile memory device

2008-08-26

2011-11-01

Lappas, Jason (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S230030, C365S185210, C365S196000

Reexamination Certificate

active

08050094

ABSTRACT:
A memory cell array, divided into multiple row memory cell arrays, includes multiple memory banks and sense amplifiers. Each of the memory banks includes multiple logical sectors and at least two sub-memory banks of multiple sub-memory banks. The at least two sub-memory banks are included in different row memory cell arrays, and each of the sub-memory banks includes multiple physical sectors. The sense amplifiers are dedicated to the sub-memory banks, respectively.

REFERENCES:
patent: 5768174 (1998-06-01), Seo et al.
patent: 6587374 (2003-07-01), Takagi et al.
patent: 6850446 (2005-02-01), Raszka et al.
patent: 7009880 (2006-03-01), Liu
patent: 2000-207892 (2000-07-01), None

Affiliated with

Also associated with

Rating

Memory cell array and non-volatile memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell array and non-volatile memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell array and non-volatile memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4309253