Memory cell

Details Memory cell Memory cell

2004-09-21

2009-12-15

Vu, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C438S243000

Reexamination Certificate

active

07633110

ABSTRACT:
Disclosed herein is a DRAM memory cell featuring a reduced size, increased retention time, and compatibility with standard logic manufacturing processes, making it well-suited for use as embedded DRAM. The memory cell disclosed herein includes a pass-gate transistor and a storage region. The transistor includes a gate and a drain. The storage region includes a trench, which is preferably a Shallow Trench Isolation (STI). A non-insulating structure, e.g., formed of polysilicon or metal, is located in the trench as serves as a capacitor node. The trench is partially defined by a doped sidewall that serves as a source for the transistor. The poly structure and the trench sidewall are separated by a dielectric layer. The write operation involves charge transport to the non-insulating structure by direct tunneling through the dielectric layer. The read operation is assisted by Gate Induced Drain Leakage (GIDL) current generated on the surface of the sidewall.

REFERENCES:
patent: 4679300 (1987-07-01), Chan et al.
patent: 4728623 (1988-03-01), Lu et al.
patent: 5057888 (1991-10-01), Fazan et al.
patent: 5225697 (1993-07-01), Malhi et al.
patent: 5548145 (1996-08-01), Hamamoto et al.
patent: 5945704 (1999-08-01), Schrems et al.
patent: 6143604 (2000-11-01), Dhiang et al.
patent: 6165839 (2000-12-01), Lee et al.
patent: 6168984 (2001-01-01), Yoo et al.
patent: 6168989 (2001-01-01), Chiang et al.
patent: 6174770 (2001-01-01), Chi
patent: 6174802 (2001-01-01), Haung et al.
patent: 6187659 (2001-02-01), Ying et al.
patent: 6194234 (2001-02-01), Huang et al.
patent: 6214715 (2001-04-01), Huang et al.
patent: 6227211 (2001-05-01), Yang et al.
patent: 6235580 (2001-05-01), Lee et al.
patent: 6262447 (2001-07-01), Chi
patent: 6271084 (2001-08-01), Tu et al.
patent: 6271125 (2001-08-01), Yoo et al.
patent: 6306767 (2001-10-01), Tzeng et al.
patent: 6362012 (2002-03-01), Chi et al.
patent: 6376294 (2002-04-01), Tzeng et al.
patent: 6403416 (2002-06-01), Huang et al.
patent: 6429068 (2002-08-01), Divakarumi et al.
patent: 6486025 (2002-11-01), Liu et al.
patent: 6486529 (2002-11-01), Chi et al.
patent: 6500706 (2002-12-01), Chi
patent: 6501120 (2002-12-01), Tu et al.
patent: 6518594 (2003-02-01), Nakajima et al.
patent: 6528366 (2003-03-01), Tu et al.
patent: 6538287 (2003-03-01), Wang et al.
patent: 6661043 (2003-12-01), Huang et al.
patent: 6727540 (2004-04-01), Divakaruni et al.
patent: 2004/0009646 (2004-01-01), Lin et al.
patent: 2004/0063300 (2004-04-01), Chi et al.
Itoh et al., Reviews and Prospects of High-Density RAM Technology, IEEE, 2000, pp. 13-22.
Lindert et al., Comparison of GIDL in p+-poly PMOS and n+—poly PMOS Devices, IEEE Electron Device Letters, Jun. 1996, pp. 285-287, vol. 17, No. 6.
She et al., Silicon-Nitride as a Tunnel Dielectric for Improved SONOS-Type Flash Memory, IEEE Electronic Device Letters, May 2003, pp. 309-311, vol. 24, No. 5.
Govoreanu et el., Variot: A Novel Multilayer Tunnel Barrier Concept for Low-Voltage Nonvolatile Memory Devices, IEEE Electron Device Letters, Feb. 2003, pp. 99-101, vol. 24, No. 2.
Lee et al., Theoretical and Experimental Investigation of Si Noncrystal Memory Device With HfO2 High-k Tunneling Dielectric, IEEE Transactions on Electron Devices, Oct. 2003, pp. 2067-2072, vol. 50, No. 10.
Zengtao et al., Metal Nancrystal Memories—Part I: Device Design and Fabrication, IEEE Transactions on Electron Devices, Sep. 2002, pp. 1606-1613,vol. 49, No. 9.
Itoh, Low-Voltage Memories for Power-Aware Systems, k-itoh@crl.hitachi.co.jp, pp. 1-6.
Chung et al., New Technologies in Isolation and Capacitor Process for sub 0.1 DRAM device, IEEE, 2003, pp. 17-24.
Keitel-Schultz et al., Embedded DRAM Development: Technology, Physical Design, and Application Issues, IEEE, May-Jun. 2001, pp. 7-15.
Yanagiya et al., 65nm CMOS Technology (CMOS5) with High Density Embedded Memories for Broadband Microprocessor Applications, IEEE, 2002, pp. 57-60.
Mazoyer et al., MIM HfO2 Low Leakage Capacitors for eDRAM Integration at Interconnect Levels, IEEE, 2003, pp. 117-119.
Leung et al., The Ideal SoC Memory: 1T-SRAM, IEEE, 2000, pp. 32-36.
Lee, Modeling CMOS Tunneling Currents Through Ultrathin Gate Oxide Due to Conduction-and-Valence-Band Electron and Hole Tunneling, IEEE Transactions on Electron Devices, Jul. 2001, pp. 1366-1373, vol. 48, No. 7.
Parkinson et al., Novel Techniques for Scaling Deep Trench DRAM Capacitor Technology to 0.11 um and Beyond, IEEE, 2003, pp. 21-24.

Affiliated with

Also associated with

Rating

Memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4079986