Memory by-pass for write through read operations

Static information storage and retrieval – Read/write circuit – Including signal comparison

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518904, G11C 700

Patent

active

049982214

ABSTRACT:
The present invention utilizes bypass circuitry to shorten the cycle time of a cache memory by shortening the time required to perform a write through read operation (WTR). The bypass circuitry senses when a WTR operation will occur by comparing the encoded read and write addresses to determine when the encoded addresses are equal. When the encoded addresses are equal, a WTR operation is requested and the bypass circuitry sends the data to be written into memory to both the write address location and the cache output buffer. The bypass circuitry does not wait to access the data from the memory cells through the read decode, rather, it directly sends the data to the output buffer. The bypass circuitry provides a parallel read and write operations instead of serial operations during a WTR, thereby shortening the machine cycle time. The bypass circuitry also prevents glitches from being sent to the output when the WTR operation is complete by accessing the memory cells through the read decode even though the cells are disconnected from the output buffer during the WTR operation. The cycle time is be shortened by making the longest operation of the memory shorter.

REFERENCES:
patent: 4075686 (1978-02-01), Calle et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4500954 (1985-02-01), Duke et al.
patent: 4616341 (1986-10-01), Andersen et al.
patent: 4663742 (1987-05-01), Andersen et al.
patent: 4811296 (1989-03-01), Garde

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory by-pass for write through read operations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory by-pass for write through read operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory by-pass for write through read operations will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-501529

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.