Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2006-11-21
2006-11-21
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C365S189011
Reexamination Certificate
active
07139852
ABSTRACT:
A method and system transfer read data from a memory device having a data bus and a data masking pin adapted to receive a masking signal during write operations of the memory device. The method includes placing a sequence of read data words on the data bus and applying a data bus inversion signal on the data masking pin, the data bus inversion signal indicating whether the data contained each read data word has been inverted. Another method and system transfer data over a data bus. The method includes generating a sequence of data words, at least one data word including data bus inversion data. The sequence of data words is applied on the data bus and is thereafter stored. The data bus inversion data is applied to invert or not invert the data contained in the stored data words.
REFERENCES:
patent: 4107785 (1978-08-01), Seipp
patent: 4667337 (1987-05-01), Fletcher
patent: 5220526 (1993-06-01), Giles et al.
patent: 5890005 (1999-03-01), Lindholm
patent: 6081783 (2000-06-01), Divine et al.
patent: 6181634 (2001-01-01), Okita
patent: 6195759 (2001-02-01), Salmon
patent: 6243779 (2001-06-01), Devanney et al.
patent: 6671212 (2003-12-01), Macri et al.
patent: 6707693 (2004-03-01), Ichiriu
patent: 6714460 (2004-03-01), LaBerge
patent: 6781857 (2004-08-01), Lien et al.
“Logic synthesis of multilevel circuits with concurrent error detection” by Touba et al. (abstract only) Publication Date: Jul. 1997.
Hung C., “On the Edge Preserving Smoothing Filter”, Engineering new New Century, IEEE Proceedings, Apr. 1997. 2 pages (Abstract only).
Intel® Datasheet, “Intel® Pentium® 4 Processor with 512KB L2 Cache on .13 Micron Process at 2 GHz and 2.20 GHz”, Jan. 2002, pp. 1-7 and 85.
Scheibner, D. et al., “Inversion of Modified Beamformed Array Data”, Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP, vol. 10, Apr. 1985. 2 pages (Abstract only).
Dorsey & Whitney LLP
Ray Gopal C.
LandOfFree
Memory bus polarity indicator system and method for reducing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory bus polarity indicator system and method for reducing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory bus polarity indicator system and method for reducing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687482