Memory buffer device integrating refresh logic

Details Memory buffer device integrating refresh logic Memory buffer device integrating refresh logic

2008-04-01

2008-04-01

Peikari, B. James (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C365S222000, C365S228000

Reexamination Certificate

active

07353329

ABSTRACT:
Apparatus and method to carry out refresh operations on rows of memory cells within a memory device independently of a memory controller during times when there is no activity on a memory bus coupling the memory device to the memory controller that involves the memory device.

REFERENCES:
patent: 5689677 (1997-11-01), MacMillan
patent: 5859809 (1999-01-01), Kim
patent: 6400631 (2002-06-01), Williams et al.
patent: 6925086 (2005-08-01), Curtis et al.
patent: 2001/0008496 (2001-07-01), Leung
patent: WO 99/30240 (1999-06-01), None
Notification Of Transmittal Of The International Search Report And The Written Opinion Of The International Searching Authority, Or The Declaration for PCT/US2004/032039, mailed Mar. 16, 2005, 2 pages.

Affiliated with

Also associated with

Rating

Memory buffer device integrating refresh logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory buffer device integrating refresh logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory buffer device integrating refresh logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2743912