Memory BISR architecture for a slice

Details Memory BISR architecture for a slice Memory BISR architecture for a slice

2005-01-20

2008-09-30

Tu, Christine T (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C711S202000

Reexamination Certificate

active

07430694

ABSTRACT:
The present invention provides a memory BISR architecture for a slice. The architecture includes (1) a plurality of physical memory instances; (2) a Mem_BIST controller, communicatively coupled to the plurality of physical memory instances, for testing the plurality of physical memory instances; (3) a FLARE module, communicatively coupled to the Mem_BIST controller, including a scan chain of registers for storing test results of the plurality of physical memory instances, each of the plurality of physical memory instances M_i being assigned one FLARE bit f_i, i=1, 2, . . . , n, the FLARE module being used by the Mem_BIST controller to scan in an error vector F=(f—1,f—2, . . . , f_n); (4) a BISR controller, communicatively coupled to the FLARE module, a ROM module and a REPAIR_CONFIGURATION module, for scanning out the error vector F from the FLARE module to computer a repair configuration vector R=(r—1, r—2, . . . , r_n); and (5) a FUSE module, communicatively coupled to the BISR controller and the REPAIR_CONFIGURATION module, for storing the repair configuration vector R. The REPAIR_CONFIGURATION module, communicatively coupled to the plurality of physical memory instances M_i and an integrated circuit design D, includes switch module instances S for switching among the plurality of physical memory instances in accordance with the repair configuration vector R. The ROM module stores a vector U indicating usage of the plurality of physical memory instances M_i by the integrated circuit design D.

REFERENCES:
patent: 5901095 (1999-05-01), Crafts
patent: 6687805 (2004-02-01), Cochran
patent: 7062689 (2006-06-01), Slobodnik

Affiliated with

Also associated with

Rating

Memory BISR architecture for a slice does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory BISR architecture for a slice, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory BISR architecture for a slice will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3990650