Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
1998-10-30
2002-01-01
Lee, Thomas (Department: 2782)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C710S001000, C710S003000, C710S009000, C710S010000, C710S036000, C710S108000, C710S108000, C710S107000, C710S113000, C710S120000, C710S120000, C710S120000
Reexamination Certificate
active
06336158
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to an arrangement, system and method for claiming bus transactions, and more specifically, relates to an arrangement, system, and method using memory based I/O decode.
BACKGROUND OF THE INVENTION
Over time, several I/O bus standards have evolved that specify protocols and interfaces for interfacing peripheral devices. These standards include Industry Standard Architecture (ISA), Extended Industry Standard Architecture (EISA) and other I/O bus standards. Recently, the Peripheral Component Interconnect (PCI) bus has gained wide acceptance as a primary I/O bus in the computer industry. The PCI bus standard provides for high bandwidth and flexibility that is independent of new processor technologies and increased processor speed, and computer system architects have designed large numbers of peripherals such as graphics, accelerators and SCSI disc drive controllers to be utilized with a PCI bus.
Generally, computer systems designed today that incorporate PCI bus capabilities also include a slower, secondary I/O bus (e.g., ISA bus described above) for compatibility with numerous legacy peripheral devices (e.g., floppy disk controllers and keyboard controllers) still existing and/or designed according to the old ISA standards. Many of these peripheral devices are still desired by computer users. Therefore, it is desirable to include, or to be able to incorporate, these existing peripheral devices that are designed to interface with older bus standards into a system that has a PCI bus. Of interest in this regard, a new Low Pin Count (LPC) Interface Specification providing interfacing between legacy I/O devices (e.g., floppy drive controllers and keyboard controllers) and a PCI bus was announced by Intel Corporation on Sep. 29, 1997.
As further relevant discussion, when performing bus transactions in a typical bus or multi-bus system, a master generates a bus transaction and sends it out on a bus (see FIG.
3
). Agents on the bus perform a decoding operation on the address of the transaction to determine if the bus transaction is targeted to them (i.e., to determine if they are a target agent). If it is determined that a particular agent is the targeted device, then that agent positively claims the transaction. These types of agents are referred to herein as positive decode agents because they must decode the address of a bus transaction to determine ownership of that particular bus transaction.
The PCI bus standard specification incorporates one exception to positive decoding, i.e., such standard specifies that one agent on the bus may actually claim transactions without performing decoding. This agent is referred to herein as a subtractive decode agent. With regard to the operation of the subtractive decode agent, after all of the positive decode agents on the bus have decoded the address of a transaction and have been given first predetermined times (i.e., “right of first refusal” clock cycles) to determine that they do not own the transaction (i.e., see low-transitioning “fast”
320
, “med”
322
and “slow”
324
assertions associated with the
FIG. 3
timing chart labelled “(1) DEVSEL# (FROM POSITIVE DECODE AGENT
303
a
)”), the subtractive decode agent automatically claims ownership of the transaction by default at occurrence of a second predetermined time (i.e., see lowtransition “subtractive”
340
assertion associated with the
FIG. 3
timing chart labelled “(2) DEVSEL# (FROM SUBTRACTIVE DECODE AGENT
303
b)”).
Art which may be relevant to the present invention may be found in: U.S. Pat. No. 5,568,621 issued Oct. 22, 1996, to Wooten; U.S. Pat. No. 5,621,900 issued Apr. 15, 1997 to Lane et al.; and “Pentium Pro Family Developer's Manual, Volume 2: Programmer's Reference Manual”, pp. 8-5 through 8-6 (undated).
Subtractive decode agents may be bus bridges that interface the PCI bus to a bus operating according to a standard or set of protocols different than that associated with the PCI bus. Because the PCI bus standard only allows one subtractive decode agent on the bus, a computer system that incorporates a subtractive decode agent as a bus bridge limits the number of non-PCI buses that may be supported. For example, unless special accommodations are provided, the
FIG. 1
system (discussed in greater detail ahead) would not be able to have two ISA busses, i.e., could not have both of an ISA bus
103
(provided as a peripheral bus within a desk-top computing system) and an ISA bus
117
(provided as a bus within a docked notebook computing system). It is desirable to be able to have a computer system that incorporates a PCI or other standard bus with more than one bus of a different standard.
Another disadvantage is that since there are multiple differing agents and differing agent locations on typical buses, a plurality of predetermined clock cycles (i.e., the “fast”, “med”, “slow” and “subtractive” cycles discussed above) are required to accommodate all such differing agents and locations, and redundant logic resources (e.g., logical gates, comparators, etc.) are required within the differing agents/locations for performing the decoding. A still further disadvantage is that since claiming of a PCI subtractive decoding takes the most clock signals to claim a transaction, a system having to wait for and accommodate subtractive decoding is slowed as extra clock cycles added by each subtractive decoding operation accumulate during operation of the system.
SUMMARY OF THE INVENTION
The present invention overcomes the above-mentioned limitations with respect to the background art. More particularly, the present invention relates to an input/output (I/O) decode arrangement including an I/O decode map in a form of a memory block and containing, before start of any bus I/O transactions, I/O address decode information useable for I/O address decoding for bus transaction ownership, for at least a portion of possible I/O addresses in a system.
REFERENCES:
patent: 4459662 (1984-07-01), Skelton et al.
patent: 4494232 (1985-01-01), Dambrackas et al.
patent: 4787041 (1988-11-01), Yount
patent: 4802085 (1989-01-01), Levy et al.
patent: 5568621 (1996-10-01), Wooten
patent: 5590289 (1996-12-01), Nardone et al.
patent: 5617529 (1997-04-01), Dao
patent: 5621900 (1997-04-01), Lane et al.
patent: 5668949 (1997-09-01), Nardone et al.
patent: 5737610 (1998-04-01), Sandig et al.
patent: 5740376 (1998-04-01), Carson et al.
patent: 5781748 (1998-07-01), Santos et al.
patent: 5790831 (1998-08-01), Lin et al.
patent: 5838932 (1998-11-01), Alzien
patent: 5857084 (1999-01-01), Klein
patent: 5864688 (1999-01-01), Santos et al.
patent: 5884027 (1999-03-01), Garbus et al.
patent: 6070207 (2000-05-01), Bell
patent: 6076128 (2000-06-01), Kamijo et al.
patent: 6078977 (2000-06-01), Klein
patent: 6098113 (2000-08-01), Heil et al.
patent: 58144959 (1983-08-01), None
patent: 60233751 (1985-11-01), None
patent: 63067647 (1988-03-01), None
patent: 01237843 (1989-09-01), None
patent: 02012468 (1990-01-01), None
patent: 06161880 (1994-06-01), None
“Two Way Mapping Device”, IBM Tech. Disc. Bull., Feb. 1, 1969, V. 11, No. 9, pp. 1160-1161.*
“Swing-Mode Address Decode”, IBM Tech. Disc. Bull., Mar. 1, 1985, V. 27, No. 10A, pp. 5711.*
“Peripheral Component Interconnect Daughter Card Configuration”, IBM Tech. Disc. Bull., Sep. 1, 1994, V. 37, No. 9, pp. 435-440.*
Panda, P.R. et al. “Exploiting Off-Chip Memory Access Modes in High-Level Synthesis”, Proceedings of the 1997 IEEE/ACM International Conference on Computer-aided Design, 1997, pp. 333-340.*
Schultz, k.J. et al. “Fully Parallel Integrated CAM/RAM Using Preclassification to Enable Large Capacities”, Solid-State Circuits, IEEE Journal of, vol. 31, Issue 5, May 1996, pp. 689-699.*
Wu, Y.-J. et al. “A CAM-based Decorder of Convolutionally-Encoded Data”, Circuits and Systems, 1991., IEEE International Symposium on, 1991, vol. 5, pp. 2955-2958.*
Shubat, A. et al. “Mappable Peripheral Memory for High Speed Applications”, CompEuro '89., ‘VLSI and Computer Peripherals’, Proceedings, 1989, p
Antonelli Terry Stout & Kraus LLP
Intel Corporation
Lee Thomas
Schuster Katharina
LandOfFree
Memory based I/O decode arrangement, and system and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory based I/O decode arrangement, and system and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory based I/O decode arrangement, and system and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2853378