Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2004-12-03
2008-03-25
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S149000, C711S153000, C711S162000, C711S173000, C714S006130, C714S011000, C714S012000
Reexamination Certificate
active
07350026
ABSTRACT:
A cross compare solution running in a multiprocessor configuration, using a multi-port RAM with built-in logic. This provides for a fast and simple data cross compare medium. The multi-port RAM unit can be plugged into the motherboard of the main processor unit, requiring no external hardware or wiring. A method and a system for cross compare has a first layer of buffers with a first storage area for storing information from the first processor and a second storage area for storing information from the second processor, and a second layer of buffers with a third and fourth storage areas, where each storage area stores information from the first and second storage areas. The first, second, third, and fourth storage areas have one or more buffers allocated only for its respective storage area.
REFERENCES:
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5479573 (1995-12-01), Keeler et al.
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5715197 (1998-02-01), Nance et al.
patent: 5867692 (1999-02-01), Bhandari et al.
patent: 5909541 (1999-06-01), Sampson et al.
patent: 5970240 (1999-10-01), Chen et al.
patent: 5978889 (1999-11-01), Zigras
patent: 6052619 (2000-04-01), John
patent: 6073251 (2000-06-01), Jewett et al.
patent: 6181163 (2001-01-01), Agrawal et al.
patent: 6182196 (2001-01-01), DeRoo
patent: 6373779 (2002-04-01), Pang et al.
patent: 6434642 (2002-08-01), Camilleri et al.
patent: 6516390 (2003-02-01), Chilton et al.
patent: 2002/0008540 (2002-01-01), Britton et al.
patent: 2002/0010902 (2002-01-01), Chen et al.
patent: 2002/0046365 (2002-04-01), Avizienis
patent: 2002/0057104 (2002-05-01), New et al.
patent: 2002/0064172 (2002-05-01), Siu et al.
patent: 2003/0126404 (2003-07-01), Anjo et al.
patent: 2003/0208704 (2003-11-01), Bartels et al.
Fault-tolerant platforms for automotive safety-critical applications pp. 170-177 Year of Publication: 2003 ISBN:1-58113-676-5.
Architecture and implementation for a high reliability long-termmission space computer Publication Date: Oct. 5-8, 1992 On pp. 446-456 ISBN: 0-7803-0820-4.
Barr Stephen
Popescu Mario
Trica Alexander
Ayash Marwan
Shah Sanjiv
Sughrue & Mion, PLLC
Thales
LandOfFree
Memory based cross compare for cross checked systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory based cross compare for cross checked systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory based cross compare for cross checked systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3972713