Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2002-06-25
2004-12-14
Lane, Jack (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S167000
Reexamination Certificate
active
06832286
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to memory systems and, more particularly, to memory systems with reduced memory latency.
2. Background of the Related Art
This section is intended to introduce the reader to various aspects of art which may be related to various aspects of the present invention which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art.
In today's fast paced world, computer system reliability and performance has become increasingly important. As system architectures become increasingly more complex and as processor speeds are increased through advances in technology, optimizing system performance becomes more difficult. System performance depends in part on the bandwidth and latency of the system's memory. Typically, memory latency refers to access time and cycle time. Access time is the time between when a read is requested and when the desired data arrives at the requesting device. The cycle time refers to the amount of time between requests to memory. Accessing memory with the lowest latency and the highest use of memory bandwidth is advantageous in computer systems. The longer it takes to access memory (access time) and complete a request (cycle time), the slower the performance of the computer system. Thus, any reduction in access time and/or cycle time may improve system performance.
The present invention may be directed to one or more of the problems set forth above.
REFERENCES:
patent: 5930496 (1999-07-01), MacLaren et al.
patent: 6052513 (2000-04-01), MacLaren
patent: 6055590 (2000-04-01), Pettey et al.
patent: 6160562 (2000-12-01), Chin et al.
patent: 6167960 (2001-01-01), Moya
patent: 6199118 (2001-03-01), Chin et al.
patent: 6209052 (2001-03-01), Chin et al.
patent: 6216190 (2001-04-01), Chin et al.
patent: 6247102 (2001-06-01), Chin et al.
patent: 6272651 (2001-08-01), Chin et al.
patent: 6279065 (2001-08-01), Chin et al.
patent: 6286083 (2001-09-01), Chin et al.
patent: 6321286 (2001-11-01), Goodrum et al.
patent: 6356972 (2002-03-01), Chin et al.
patent: 6470433 (2002-10-01), Prouty et al.
Clark Benjamin H.
Johnson Jerome J.
MacLaren John M.
Piccirillo Gary J.
Hewlett--Packard Development Company, L.P.
Lane Jack
LandOfFree
Memory auto-precharge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory auto-precharge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory auto-precharge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3336557