Memory array with global bitline domino read/write scheme

Static information storage and retrieval – Systems using particular element – Flip-flop

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S154000, C365S189020, C365S202000

Reexamination Certificate

active

11285670

ABSTRACT:
A circuit for implementing memory arrays using a global bitline domino read/write scheme. The memory circuit includes a plurality of cells each configured to store a bit of data. The memory circuit further includes a plurality of local bitlines, wherein each cells is coupled to one of the local bitlines. Each of the plurality of local bitlines is a differential bitline having a signal path and a complementary signal path which are cross-coupled by a pair of transistors.

REFERENCES:
patent: 5699530 (1997-12-01), Rust et al.
patent: 6058065 (2000-05-01), Lattimore et al.
patent: 6597611 (2003-07-01), Desai et al.
patent: 6657886 (2003-12-01), Adams et al.
patent: 6880144 (2005-04-01), Kumala
patent: 6901003 (2005-05-01), Adams et al.
patent: 7116574 (2006-10-01), Sugahara et al.
patent: 7209394 (2007-04-01), Dankert et al.
patent: 2003/0006821 (2003-01-01), Rogenmoser et al.
patent: 2006/0012399 (2006-01-01), Dhong et al.
patent: 2006/0268599 (2006-11-01), Sugahara et al.
“The Multi-Threaded, Parity Protected, 128 Word Register Files on a Dual-Core Itanium® Family Processor,” Fetzer, et al, Proceedings of the IEEE International Solid-State Circuits Conference, Feb. 2005.
“A 32b 64-Word 9-Read-Port/7-Write-Port Pseudo Dual-Bank Register File Using Copied Memory Cells For A Multi-Threaded Processor”, Sumita, et al; Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International; Date: Feb. 6-10, 2005, pp. 384-605 vol. 1.
“A 130-nm 6-GHz 256x32 bit Leakage-Tolerant Register File”; Krishnamurthy, et al; IEEE Journal of Solid-State Circuits, vol. 37, No. 5, May 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory array with global bitline domino read/write scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array with global bitline domino read/write scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array with global bitline domino read/write scheme will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3911357

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.