Memory array having 2T memory cells

Static information storage and retrieval – Systems using particular element – Semiconductive

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S063000

Reexamination Certificate

active

07038943

ABSTRACT:
The present invention relates to a memory array having a plurality of memory cells. In order to combine the compactness of DRAM with the speed and uncomplicated processing profits of SRAM the present invention proposes a memory array having a plurality of memory cells each comprising:—a storage transistor having a drain coupled to a word-line of said array, a source coupled to a bit-line of said array and a gate, and—a control transistor having a drain coupled to the gate of said storage transistor, a source coupled to said bit-line and a gate coupled to said word-line.

REFERENCES:
patent: 6680864 (2004-01-01), Noble
patent: 6804142 (2004-10-01), Forbes

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory array having 2T memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array having 2T memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array having 2T memory cells will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3525535

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.