Memory array built-in self test circuit for testing multi-port m

Details Memory array built-in self test circuit for testing multi-port m Memory array built-in self test circuit for testing multi-port m

1996-07-19

1998-08-18

Beausoliel, Jr., Robert W.

Excavating

371 225, 39518306, G01R 3128

Patent

active

057967458

ABSTRACT:
A memory Array Built-In Self-Test (ABIST) circuit is disclosed that will test a multi-port memory array. A programmable pattern generator for the ABIST circuit allows for different R/W data operations to be performed at the same or adjacent address locations within a multi-port memory array. The programmable pattern generator comprises a data generator, a read/write controller, and an address counter, each having the same number of outputs as ports of the multi-port memory array. The programmable pattern generator also comprises a frequency controller. The data generator is programmed with the appropriate data patterns for the memory array, and the read/write controller is programmed with the appropriate read/write patterns for the memory array. The address counter is to provide the same or different addresses on each port of the multi-port array, and the frequency controller is programmed with the appropriate frequency information to determine the number of read/write operations per cell in the memory array. The combination of programmable data, programmable read/write sequences, programmable address counter, and programmable frequency allows for determistic testing of a multi-port memory array, a plurality of single-port memory arrays, or a combination thereof by providing unique read/write sequences to the same or to adjacent memory locations.

REFERENCES:
patent: Re34445 (1993-11-01), Hayes et al.
patent: 4949341 (1990-08-01), Lopez et al.
patent: 5006787 (1991-04-01), Katircioglu et al.
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5289403 (1994-02-01), Yetter
patent: 5301156 (1994-04-01), Talley
patent: 5301199 (1994-04-01), Ikenaga et al.
patent: 5309447 (1994-05-01), Moskowitz et al.
patent: 5331643 (1994-07-01), Smith
patent: 5388104 (1995-02-01), Shirotori et al.
patent: 5394403 (1995-02-01), Klein
patent: 5416783 (1995-05-01), Broseghini et al.
patent: 5475815 (1995-12-01), Byers et al.
patent: 5553082 (1996-09-01), Connor et al.
patent: 5577050 (1996-11-01), Bair et al.
patent: 5617531 (1997-04-01), Crouch et al.

Affiliated with

Also associated with

Rating

Memory array built-in self test circuit for testing multi-port m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array built-in self test circuit for testing multi-port m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array built-in self test circuit for testing multi-port m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1122297