Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2011-05-24
2011-05-24
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Systems using particular element
Flip-flop
Reexamination Certificate
active
07948791
ABSTRACT:
A memory array having a plurality of memory cells is disclosed, where each memory cell comprises a first inverter having a first transistor coupled between a reference voltage and a first node for receiving input data and a second transistor coupled between the first node and ground; and a second inverter having a third transistor coupled between the reference voltage and a second node for storing inverted input data and a fourth transistor coupled between the second node and ground, the first node being coupled to control terminals of the third transistor and the fourth transistor and the second node being coupled to control the first transistor and the second transistor; wherein the third transistor is implemented with physical dimensions which make the third transistor stronger than the first transistor, or the second transistor is implemented with physical dimensions which make the second transistor stronger than the fourth transistor.
REFERENCES:
patent: 5148390 (1992-09-01), Hsieh
patent: 5774393 (1998-06-01), Kuriyama
patent: 5973965 (1999-10-01), Berthold et al.
patent: 6373279 (2002-04-01), Bauer et al.
patent: 7139190 (2006-11-01), de Jong
Ho Hoai V
King John J.
Xilinx , Inc.
LandOfFree
Memory array and method of implementing a memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory array and method of implementing a memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array and method of implementing a memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2651837