Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2001-05-29
2003-07-01
Nguyen, Hiep T. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S150000, C711S168000, C365S189040
Reexamination Certificate
active
06587917
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to memory circuits, and more particularly, to a memory architecture for supporting concurrent access of different types.
BACKGROUND OF THE INVENTION
A typical embedded dynamic random access memory (DRAM) has a data width of 128 bits, which is divided into four 32-bit words. Consider the case, where there are four blocks (e.g., BLOCK
0
, BLOCK
1
, BLOCK
2
, BLOCK
3
) that access this memory. The blocks use the same row space but different column spaces for memory access.
FIG. 1
illustrates a prior art memory configuration.
This memory architecture allows for concurrent access to all four columns when the access type is the same (i.e., when the operation for all four columns is all a read operation or when all the operation for all four columns is all a write operation). This restriction is referred to as an access-type restriction (i.e., only common access types can be performed concurrently).
Unfortunately, the access-type restriction incurs a significant time penalty. For example, when three of the four columns are of access type one and the fourth column is of access type two, two separate accesses or transfers are required. In other words, columns with different access types cannot be accessed concurrently, but instead must be performed in sequential order. As can be appreciated, the access-type restriction undesirably increases the time for memory accesses.
An example of a memory configuration that has this access-type restriction is the CMOS synchronous SRAM model TC59SM816 available from Toshiba, Inc.
Consequently, it would be desirable for a memory architecture that allows for supporting concurrent memory access of different types.
Based on the foregoing, there remains a need for a memory architecture for supporting concurrent access of different types.
SUMMARY OF THE INVENTION
According to one embodiment of the present invention, a memory architecture for supporting mixed-mode memory accesses. A common row address is provided. A first column address for accessing a first column and a second column address for accessing a second column are provided. A first write control signal for specifying one of a write access and a read access for the first column, and a second write control signal for specifying one of a write access and a read access for the second column are also provided. The memory architecture, responsive to these input signals, supports concurrent mixed-mode memory accesses to the first column and a write access to the second column.
REFERENCES:
patent: 3643236 (1972-02-01), Kolankowsky et al.
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 5276642 (1994-01-01), Lee
patent: 5367494 (1994-11-01), Shebanow et al.
patent: 5864505 (1999-01-01), Higuchi
patent: 6157560 (2000-12-01), Zheng
patent: 6377492 (2002-04-01), Rong et al.
Agilent Technologie,s Inc.
Moazzami Nasser
Nguyen Hiep T.
LandOfFree
Memory architecture for supporting concurrent access of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory architecture for supporting concurrent access of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture for supporting concurrent access of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3066364