Static information storage and retrieval – Read/write circuit – Plural use of terminal
Reexamination Certificate
2005-02-22
2005-02-22
Peikari, B. James (Department: 2186)
Static information storage and retrieval
Read/write circuit
Plural use of terminal
C365S189050, C711S105000, C711S104000
Reexamination Certificate
active
06859399
ABSTRACT:
A memory architecture for a disk drive system in which (Synchronous Random Access Memory) SRAM and Dynamic Random Access Memory (DRAM) functions are provided on separate integrated circuits, and an interface protocol for transmitting information between these two memory components are provided to improve performance of the system, as well as reduce pin count and cost. The SRAM is an “on-board” memory component, meaning that it is embodied on an integrated circuit that also includes a hard disk controller (HDC) and other disk drive components, while the DRAM is located on a separate integrated circuit externally, i.e., “off-board,” of the integrated circuit containing the SRAM. The SRAM includes a random access (RA) block that provides all RA functions, while the DRAM includes a direct memory access (DMA) block that provides all DMA functions.
REFERENCES:
patent: 6167487 (2000-12-01), Camacho et al.
patent: 06266857 (1994-09-01), None
patent: 07182852 (1995-07-01), None
patent: 2001092771 (2001-04-01), None
Azimi Saeed
Chang Po-Chien
Marvell International Ltd.
Peikari B. James
LandOfFree
Memory architecture and system and multiport interface protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory architecture and system and multiport interface protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture and system and multiport interface protocol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3506186