Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2007-06-11
2011-12-06
Gaffin, Jeffrey A (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S716000, C714S723000
Reexamination Certificate
active
08074129
ABSTRACT:
A memory apparatus is disclosed, comprising a memory device under test, a reduced-pin-count device and a built-in self test device. The reduced-pin-count device is used to find a faulty cell address in the memory device under test during a pre-fuse stage. The built-in self test device is used to detect whether the memory device under test has any error during a post-fuse stage. The memory apparatus is capable of promptly finding the address of a defect cell in the memory device under test such that repairs can be performed during a fuse stage. Furthermore, the invention reduces the pin count required during testing the memory device under test. Thus, the cost of testing equipment is reduced and the performance of memory testing is enhanced.
REFERENCES:
patent: 5386583 (1995-01-01), Hendricks
patent: 5568437 (1996-10-01), Jamal
patent: 5689466 (1997-11-01), Qureshi
patent: 6256757 (2001-07-01), Arkin
patent: 6701469 (2004-03-01), Matter et al.
patent: 6768694 (2004-07-01), Anand et al.
patent: 6862703 (2005-03-01), Oonk
patent: 6892345 (2005-05-01), Ghameshlu et al.
patent: 7013414 (2006-03-01), Takeshige et al.
patent: 7406572 (2008-07-01), Nguyen
patent: 2003/0038650 (2003-02-01), Combs et al.
Gaffin Jeffrey A
McMahon Daniel
Muncy Geissler Olds & Lowe, PLLC
Winbond Electronics Corp.
LandOfFree
Memory apparatus and method and reduced pin count apparatus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory apparatus and method and reduced pin count apparatus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory apparatus and method and reduced pin count apparatus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4314703