Memory apparatus and memory control method

Details Memory apparatus and memory control method Memory apparatus and memory control method

1997-02-06

1999-11-16

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

711205, 39580034, 395555, G06F 1200

Patent

active

059875739

ABSTRACT:
An empty block table is constructed by 64 words.times.8 bits and has 512 memory positions 000H(A0) to IFFH(A511) one-to-one corresponding to 512 blocks BL0 to BL511 within a flash memory FMi. Empty data [a] of 1 bit is stored to each memory position (Aj). This empty data has value "1" when a block BLj corresponding to this memory position (Aj) is in an empty state at present. The empty data also has value "0" when no block BLj corresponding to this memory position (Aj) is in the empty state at present (when data are included in this block).

REFERENCES:
patent: 4314333 (1982-02-01), Shibayama et al.
patent: 5524230 (1996-06-01), Sakaue et al.
patent: 5581503 (1996-12-01), Matsubara et al.
patent: 5611607 (1997-03-01), Okamoto et al.
patent: 5627783 (1997-05-01), Miyauchi
patent: 5678098 (1997-10-01), Ishihara et al.
patent: 5708603 (1998-01-01), Tanaka
patent: 5729720 (1998-03-01), Kau et al.

Affiliated with

Also associated with

Rating

Memory apparatus and memory control method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory apparatus and memory control method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory apparatus and memory control method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1338376