Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-01-23
2007-01-23
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S163000, C365S189011
Reexamination Certificate
active
10149142
ABSTRACT:
When a read request has been received, it is determined whether there is a read address that has been designated in a particular area. When a read address has been designated in the particular area, the process is terminated. In other words, the process is completed although data is not read. When a read address has not been designated in the particular area, data is read from the designated address of the memory. The data that has been read is supplied to a host device. After the data has been read, a read address stored in, for example, a register is written to the particular area. The address from which data has been read is appended to the particular area. In such a manner, data that has been read from the host device is prohibited from being accessed.
REFERENCES:
patent: 3576549 (1971-04-01), Hess et al.
patent: 4691299 (1987-09-01), Rivest et al.
patent: 5202852 (1993-04-01), Mizuta
patent: 5233576 (1993-08-01), Curtis et al.
patent: 5536923 (1996-07-01), Foglino
patent: 5644444 (1997-07-01), Braithwaite et al.
patent: 5826007 (1998-10-01), Sakaki et al.
patent: 6226698 (2001-05-01), Yeung et al.
patent: 6420971 (2002-07-01), Leck et al.
patent: 6658438 (2003-12-01), Moore et al.
patent: 6715049 (2004-03-01), Hayakashi
patent: 2001/0025343 (2001-09-01), Chrisop et al.
patent: 0 412 251 (1991-02-01), None
patent: 0 671 711 (1995-09-01), None
patent: 2 790 854 (2000-09-01), None
patent: 62-189601 (1987-08-01), None
patent: 63-153633 (1988-06-01), None
patent: 06-004996 (1994-01-01), None
patent: 7-85342 (1995-03-01), None
patent: 10-134160 (1998-05-01), None
patent: 10-269144 (1998-10-01), None
patent: 10269144 (1998-10-01), None
patent: 2000-48533 (2000-02-01), None
patent: 2000-148599 (2000-05-01), None
U.S. Appl. No. 60/192,194, filed Mar. 2000, Chrisop et al.
Chery Mardochee
Lerner David Littenberg Krumholz & Mentlik LLP
Padmanabhan Mano
LandOfFree
Memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3737976