Memory and method for checking reading errors thereof

Details Memory and method for checking reading errors thereof Memory and method for checking reading errors thereof

2011-04-12

2011-04-12

Torres, Joseph D (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S763000, C714S819000

Reexamination Certificate

active

07925960

ABSTRACT:
A method for checking reading errors of a memory includes receiving a first data fragment and accordingly generating a first ECC and a first count index; writing the first data fragment, the first ECC and the first count index into a memory; reading the first data fragment from the memory as a second data fragment, generating a second ECC and second count index according to the second data fragment; determining whether the first count index and second count index are equal; determining whether the first ECC and the second ECC are equal; and outputting the second data fragment when the first count index is equal to the second count index and the first ECC is equal to the second ECC.

REFERENCES:
patent: 4814903 (1989-03-01), Kulakowski et al.
patent: 5715105 (1998-02-01), Katayama et al.
patent: 6012839 (2000-01-01), Nguyen et al.
patent: 7370260 (2008-05-01), Nahas
patent: 2005/0144551 (2005-06-01), Nahas
patent: 2008/0109697 (2008-05-01), Ho et al.
patent: 2005-004288 (2005-01-01), None
patent: WO-2005/041108 (2005-05-01), None

Affiliated with

Also associated with

Rating

Memory and method for checking reading errors thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory and method for checking reading errors thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory and method for checking reading errors thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2651753