Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-10-11
2010-02-09
Knoll, Clifford H (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S312000
Reexamination Certificate
active
07660933
ABSTRACT:
The present invention is directed to an improved memory and I/O bridge that provides an improved interface for communicating data between the data bus of the system processor and the memory controller. The memory and I/O bus bridge according to the present invention provides increased performance in the system. The memory and I/O bridge can include a deep memory access request FIFO to queue up memory access requests when the memory controller is busy. The memory and I/O bridge can include a memory write data buffer for holding and merging memory write operations to the same page of memory. The memory and I/O bridge can include a memory read data buffer for holding and queuing data and instructions read from memory, waiting to be forward to the data bus. The memory data read buffer can operate in one or more software selectable prefetch modes, which can cause one or more pages to be read in response to a single memory read instruction. The memory read data buffer can satisfy memory read request for data or instructions already held in the memory read buffer without reading the data or instructions from memory. The memory read data buffer can also provide for data coherency with respect the memory write data buffer and the external memory. The memory and I/O bridge can also include performance counters for tracking information about the performance of the memory and I/O bridge in order to tune the software operation and determine the optimum prefetch mode for a given application.
REFERENCES:
patent: 6330630 (2001-12-01), Bell
patent: 7107371 (2006-09-01), Bell
Broadcom Corporation
Knoll Clifford H
McAndrews Held & Malloy Ltd.
LandOfFree
Memory and I/O bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory and I/O bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory and I/O bridge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4206029