Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2004-04-22
2008-10-07
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S100000, C711S153000, C711S154000
Reexamination Certificate
active
07434021
ABSTRACT:
A process and associated system comprise pre-allocating a portion of memory in a first processor based upon a control input and determining in a second processor if the portion of the pre-allocated memory can satisfy a memory allocation request. Further, if a portion of pre-allocated memory can satisfy a memory allocation request, the technique includes assigning the pre-allocated portion of memory to the allocation request. However, if a portion of pre-allocated memory cannot satisfy a memory allocation request, the technique includes allocating a portion of memory in the first processor to the allocation request.
REFERENCES:
patent: 5367637 (1994-11-01), Wei
patent: 5734865 (1998-03-01), Yu
patent: 5784699 (1998-07-01), McMahon et al.
patent: 5920732 (1999-07-01), Riddle
patent: 6453404 (2002-09-01), Bereznyi et al.
patent: 6571326 (2003-05-01), Spiegel et al.
patent: 2002/0032844 (2002-03-01), West
patent: 2002/0062424 (2002-05-01), Liao et al.
patent: 2003/0084266 (2003-05-01), Knippel et al.
patent: 2003/0177225 (2003-09-01), Brown et al.
patent: 2004/0073763 (2004-04-01), Dageville et al.
patent: 2004/0088336 (2004-05-01), Pasupathy
patent: 0 844 564 (1998-05-01), None
“Fast Dynamic Process Migration”, Eilard T. Roush, et al., Distributed Computing Systems, 1996, Proceedings of the 16thInternational Conference on Hong Kong, May 27-30, 1996, Los Alamitos, CA, USA, IEEE Comput. Soc, US, May 27, 1996, pp. 637-645, XP010167600, ISBN: 0-8186-7399-0.
“Interprocedural Compatibility Analysis for Static Object Preallocation”, Ovidlu Gheorghiolu, et al., ACM Sigplan Notices, Online, vol. 38, Jan. 2003, pp. 273-284, XP002283556, New York, Etats-Unis D'Amerique, ISSN: 0362-1340.
“Java Performance Tuning—Chapter 4 Object Creation”, Jack Shirazi, Internet Document, 'Online! Sep. 2000, XP002283555, Retrieved from the Internet: URL:http://www.oreilly.com/catalog/javapt/chapter/ch04.html, retrieved on Jun. 2, 2004.
Banatre Michel
Cabillic Gilbert
Chauvel Gerard
D'Inverno Dominique
Kuusela Maija
Brady III Wade James
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Thai Tuan V.
LandOfFree
Memory allocation in a multi-processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory allocation in a multi-processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory allocation in a multi-processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3991423