Electrical computers and digital processing systems: memory – Address formation – Varying address bit-length or size
Reexamination Certificate
2007-02-20
2007-02-20
Bataille, Pierre (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Varying address bit-length or size
C711S207000, C711S220000
Reexamination Certificate
active
10708103
ABSTRACT:
An address decoding method and related apparatus for deciding which section of a memory device a given address belongs. The memory device has a plurality of sections, each section has a plurality of memory units, and each memory unit has a unique address. The method includes: comparing some specific bits of the given address with predetermined values for deciding which section the given address belongs.
REFERENCES:
patent: 3938100 (1976-02-01), Steiner
patent: 3982231 (1976-09-01), Bernstein et al.
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4234934 (1980-11-01), Thorsrud
patent: 4400794 (1983-08-01), Koos
patent: 4468729 (1984-08-01), Schwartz
patent: 4587610 (1986-05-01), Rodman
patent: 4654787 (1987-03-01), Finnell et al.
patent: 4730251 (1988-03-01), Aakre et al.
patent: 4860252 (1989-08-01), Sykora
patent: 4914577 (1990-04-01), Stewart et al.
patent: 4965720 (1990-10-01), Mitchell et al.
patent: 5737572 (1998-04-01), Nunziata
patent: 5835963 (1998-11-01), Yoshioka et al.
patent: 6128718 (2000-10-01), Schmisseur et al.
patent: 6219748 (2001-04-01), Srinivasan et al.
patent: 6321316 (2001-11-01), Manning
patent: 6389507 (2002-05-01), Sherman
patent: 7013355 (2006-03-01), Chambers
David A. Huffman, “A Method for the Construction of Minimum-Redundancy Codes”, Proceedings of the I R E, Sep. 1952, pp. 1098-1101.
Jim Handy, “THE authoritative reference on cache design, The Cache Memory Book”, 1998, pp. 22 2nd ed . Academic Press, Inc, San Diego, CA.
Dan Hirschhero, “3 Static Defined-Word Schemes Data Compression”, Apr. 27, 1999 ( http://www.ics.uci.ed/˜drm/pubs/DC-Sec3.html ).
Bataille Pierre
Hsu Winston
Patel Hetul
VIA Technologies Inc.
LandOfFree
Memory address decoding method and related apparatus by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory address decoding method and related apparatus by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory address decoding method and related apparatus by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3829865