Memory access using multiple activated memory cell rows

Details Memory access using multiple activated memory cell rows Memory access using multiple activated memory cell rows

2007-09-18

2007-09-18

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Addressing

Byte or page addressing

C365S230030, C710S035000

Reexamination Certificate

active

11018313

ABSTRACT:
For one or more disclosed embodiments, a plurality of rows of memory cells in a memory bank are activated, and a column of memory cells in the memory bank is selected to select memory cells common to activated rows and the selected column. At least one of the selected memory cells common to activated rows and the selected column is selectively accessed. The selecting and the selectively accessing are repeated to access memory cells common to activated rows and a plurality of selected columns.

REFERENCES:
patent: 4477884 (1984-10-01), Iwahashi et al.
patent: 5757715 (1998-05-01), Williams et al.
patent: 5784331 (1998-07-01), Lysinger
patent: 5822268 (1998-10-01), Kirihata
patent: 5875452 (1999-02-01), Katayama et al.
patent: 6031785 (2000-02-01), Park et al.
patent: 6081479 (2000-06-01), Ji et al.
patent: 6253297 (2001-06-01), Chauvel et al.
patent: 6510097 (2003-01-01), Fukuyama
patent: 6557090 (2003-04-01), Ho
patent: 6636453 (2003-10-01), Fischer et al.
patent: 6643211 (2003-11-01), Feurle
patent: 6700831 (2004-03-01), Feurle
patent: 6711072 (2004-03-01), Fischer et al.
patent: 6711085 (2004-03-01), Fischer et al.
patent: 6728143 (2004-04-01), Feurle
patent: 2002/0040429 (2002-04-01), Dowling
patent: 2005/0057996 (2005-03-01), Yamauchi et al.
PCT International Search Report and Written Opinion dated Apr. 4, 2006.
Sejun Kim et al., A 300MHz Burst-Pipelined CMOS SRAM macro with Folded Bit-line Scheme, Tencon 99. Proceedings of the IEEE Region 10 Conference Cheju Island, South Korea Sep. 15-17, 1999, Piscataway, NJ, USA, IEEE, US, Sep. 1999 vol. 2: pp. 1042-1045.
Toshiaki Kirihata et al., A 390-mm2, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture, IEEE Journal of Solid-State Circuits, Nov. 1999 vol. 34(11): pp. 1580-1588.

Affiliated with

Also associated with

Rating

Memory access using multiple activated memory cell rows does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory access using multiple activated memory cell rows, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access using multiple activated memory cell rows will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3762374