Memory access strobe configuration system and process

Details Memory access strobe configuration system and process Memory access strobe configuration system and process

2011-08-30

2011-08-30

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S236000

Reexamination Certificate

active

08009491

ABSTRACT:
A memory access strobe configuration system and process operable to generate a strobe signal having a selected phase. Based on the strobe signal, a write/read cycle using a first logic value at a memory location of a memory device generates a result logic value. The result logic value provided by the write/read cycle is compared to the first logic value. Where there is a mismatch between the result logic value and the first logic value, the phase of the strobe signal is updated. The process is then repeated using a strobe signal having the updated phase.

REFERENCES:
patent: 2007/0096762 (2007-05-01), Yamane et al.
patent: 2007/0217559 (2007-09-01), Stott et al.

Affiliated with

Also associated with

Rating

Memory access strobe configuration system and process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory access strobe configuration system and process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access strobe configuration system and process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2676012