Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-02-06
2007-02-06
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S151000
Reexamination Certificate
active
10687196
ABSTRACT:
In one embodiment, an apparatus includes a requester node to transmit a request for data in a memory. The apparatus also includes a service node that includes the memory. The service node receives the request for the data, wherein the service node is to set a congestion flag in response to the request sent back to the requester node upon determining that access to the data is congested. The requester node is to freeze priority updates for the data upon receipt of the congestion flag.
REFERENCES:
patent: 4096571 (1978-06-01), Vander Mey
patent: 6272567 (2001-08-01), Pal et al.
patent: 6279074 (2001-08-01), Pence
patent: 6401212 (2002-06-01), Bondi et al.
patent: 6557084 (2003-04-01), Freerksen et al.
patent: 6938131 (2005-08-01), Ogasawara
patent: 2003/0072260 (2003-04-01), Janoska et al.
patent: 2006/0059319 (2006-03-01), Frenzel et al.
Padmanabhan Mano
Schwegman Lundberg Woessner & Kluth P.A.
Silicon Graphics Inc.
Song Jasmine
LandOfFree
Memory access management in a shared memory multi-processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory access management in a shared memory multi-processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access management in a shared memory multi-processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3876363