Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2005-07-05
2005-07-05
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S104000, C711S168000, C711S150000, C365S230050
Reexamination Certificate
active
06915400
ABSTRACT:
A method and a circuit for avoiding memory access collisions during asynchronous read-write access to a single-port RAM (SPRAM) are described. Serial write access by means of a serial interface and read access with a read strobe from an independent read device are generated asynchronously. Prerequisites for the implementation are: firstly, use of a serial interface providing a serial clock signal; secondly, write access to SPRAM has to occur at the end of serial transmission; thirdly, a write strobe impulse has to be short compared to the original read strobe. Energy saving is achieved by guaranteeing only one regular read strobe, even when multiple write accesses occur during one read access. The read strobe signal can therefore be used also for control of an LCD backplane counter.
REFERENCES:
patent: 5001671 (1991-03-01), Koo et al.
patent: 5761147 (1998-06-01), Lindner et al.
patent: 5781480 (1998-07-01), Nogle et al.
patent: 5974482 (1999-10-01), Gerhart
patent: 6134154 (2000-10-01), Iwaki et al.
patent: 6144604 (2000-11-01), Haller et al.
patent: 6259648 (2001-07-01), Kragick
patent: 6314047 (2001-11-01), Keay et al.
patent: 6430088 (2002-08-01), Plants et al.
patent: 6459650 (2002-10-01), Lin
patent: 06161870 (1994-06-01), None
Otomo, et al., “Special Memory and Embedded Memory Macros in MPEG Environment (Invited)”, © 1995 IEEE, p. 139-142.
Nicula, “VHDL Model of High-Speed Single-Port RAM (Synchronous Type)”, © 1998 OPTIM, p. 1-4.
Ackerman Stephen B.
Dialog Semiconductor GmbH
Peugh Brian R.
Saile George O.
Sparks Donald
LandOfFree
Memory access collision avoidance scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory access collision avoidance scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access collision avoidance scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397111