Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-08-02
2011-08-02
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S312000, C714S819000
Reexamination Certificate
active
07991941
ABSTRACT:
A method and apparatus are provided for facilitating access from a control system to the memory of a processor across two buses, one of which acts as a bottleneck to communication between the control system and the processor. A bridge between the two buses acts as an intermediary. The control system issues simple diagnosis and data loading verification commands across a slow bus to the bridge. The bridge then performs the data intensive tasks by communicating with the processor through a faster bus. The bridge writes and reads data to the processor, and generates checksums of the written and read data. The bridge then returns status information to the control system indicative of the comparison of the checksums. In the case of memory diagnosis, the control system need only issue a simple command to the bridge through the slower, which then diagnoses the memory through the fast bus by writing and reading data, and returns a status to the control system through the slow bus. In the case of verification of loading of data, the bridge generates a checksum of the written data and then generates of a checksum of the data it reads back from the processor through the fast bus, and returns a status to the control system through the slow bus.
REFERENCES:
patent: 5181206 (1993-01-01), Hashiguchi
patent: 5539879 (1996-07-01), Pearce et al.
patent: 5996046 (1999-11-01), Yagisawa et al.
patent: 6134623 (2000-10-01), Garcia et al.
patent: 6912686 (2005-06-01), Rodriguez et al.
patent: 6918001 (2005-07-01), Fanning
patent: 6938188 (2005-08-01), Kelleher
patent: 6976205 (2005-12-01), Ziai et al.
patent: 7234004 (2007-06-01), Raisch
patent: 7251704 (2007-07-01), Solomon et al.
patent: 7275117 (2007-09-01), Bennett et al.
patent: 7318064 (2008-01-01), Patterson
patent: 7409477 (2008-08-01), Wyatt et al.
patent: 7454443 (2008-11-01), Ram et al.
patent: 7516395 (2009-04-01), Nurmi et al.
patent: 7650556 (2010-01-01), Lee
patent: 2003/0145270 (2003-07-01), Holt
patent: 2004/0267993 (2004-12-01), Spencer et al.
patent: 2005/0081124 (2005-04-01), Luick
patent: 2007/0162621 (2007-07-01), Condorelli et al.
patent: 2009/0055584 (2009-02-01), Hafner et al.
patent: 2009/0077661 (2009-03-01), Allen et al.
patent: 2009/0261857 (2009-10-01), Marshall, Jr.
(Marks & Clerk)
Alcatel Lucent
Daley Christopher A
Rinehart Mark
LandOfFree
Memory access assist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory access assist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access assist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2792916