Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-01-07
2000-02-01
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438630, H01L 214763
Patent
active
060202572
ABSTRACT:
General purpose methods for the fabrication of integrated circuits from flexible membranes formed of very thin low stress dielectric materials, such as silicon dioxide or silicon nitride, and semiconductor layers. Semiconductor devices are formed in a semiconductor layer of the membrane. The semiconductor membrane layer is initially formed from a substrate of standard thickness, and all but a thin surface layer of the substrate is then etched or polished away. In another version, the flexible membrane is used as support and electrical interconnect for conventional integrated circuit die bonded thereto, with the interconnect formed in multiple layers in the membrane. Multiple die can be connected to one such membrane, which is then packaged as a multi-chip module. Other applications are based on (circuit) membrane processing for bipolar and MOSFET transistor fabrication, low impedance conductor interconnecting fabrication, flat panel displays, maskless (direct write) lithography, and 3D IC fabrication.
REFERENCES:
patent: 4870475 (1989-09-01), Endo et al.
patent: 5187113 (1993-02-01), Tyson et al.
patent: 5354695 (1994-10-01), Leedy
patent: 5367189 (1994-11-01), Nakamura
patent: 5426072 (1995-06-01), Finnila
patent: 5432104 (1995-07-01), Sato
patent: 5445107 (1995-08-01), Roth et al.
patent: 5500554 (1996-03-01), Sato
patent: 5506163 (1996-04-01), Moriya
Wolf, Stanley "Silicon Processing For The VLSI Era Vol. 1: Process Technology", Lattice Press, pp. 124, 155-156, 1986.
ELM Technology Corporation
Lebentritt Michael S.
Niebling John F.
LandOfFree
Membrane dielectric isolation IC fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Membrane dielectric isolation IC fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Membrane dielectric isolation IC fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-937288