Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1997-07-01
2000-03-28
Cabeca, John W.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711205, 711207, G06F 1200
Patent
active
060444460
ABSTRACT:
A system for reducing query traffic in multi-processor shared memory system utilizes the inclusion of an unshared bit in translation table entries in the address translation system. A query system does not generate queries when the unshared bit indicates that the data has not been shared between the processors.
REFERENCES:
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5276828 (1994-01-01), Dion
patent: 5317752 (1994-05-01), Jewett et al.
Joy Bill
Lauterbach Gary
Cabeca John W.
Namazi Mehdi
Sun Microsystems Inc.
LandOfFree
Mechanism to reduce interprocessor traffic in a shared memory mu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism to reduce interprocessor traffic in a shared memory mu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism to reduce interprocessor traffic in a shared memory mu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1335494