Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-01-24
2006-01-24
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S121000
Reexamination Certificate
active
06990559
ABSTRACT:
The invention provides a system and method for resolving ambiguous invalidate messages received by an entity of a computer system. An invalidate message is considered ambiguous when the receiving entity cannot tell whether it applies to a previously victimized memory block or to a memory block that the entity is waiting to receive. When an entity receives such an invalidate message, it stores the message in its miss address file (MAF). When the entity subsequently receives the memory block, the entity “replays” the Invalidate message from its MAF by invalidating the block from its cache and issuing an Acknowledgement (Ack) to the entity that triggered issuance of the Invalidate message command.
REFERENCES:
patent: 4847804 (1989-07-01), Shaffer et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5233616 (1993-08-01), Callander
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5490261 (1996-02-01), Bean et al.
patent: 5530933 (1996-06-01), Frink et al.
patent: 5537575 (1996-07-01), Foley et al.
patent: 5551005 (1996-08-01), Sarangdhar et al.
patent: 5579504 (1996-11-01), Callander et al.
patent: 5608893 (1997-03-01), Slingwine et al.
patent: 5737757 (1998-04-01), Hassoun et al.
patent: 5761731 (1998-06-01), Van Doren et al.
patent: 5905998 (1999-05-01), Ebrahim et al.
patent: 6014690 (2000-01-01), Van Doren et al.
patent: 6055605 (2000-04-01), Sharma et al.
patent: 6061765 (2000-05-01), Van Doren et al.
patent: 6088771 (2000-07-01), Steely et al.
patent: 6094686 (2000-07-01), Sharma
patent: 6101420 (2000-08-01), Van Doren et al.
patent: 6105108 (2000-08-01), Steely, Jr. et al.
patent: 6108737 (2000-08-01), Sharma et al.
patent: 6108752 (2000-08-01), Van Doren et al.
patent: 6125429 (2000-09-01), Goodwin et al.
patent: 6154816 (2000-11-01), Steely et al.
patent: 6202126 (2001-03-01), Van Doren et al.
patent: 6249520 (2001-06-01), Steely, Jr. et al.
patent: 6249846 (2001-06-01), Van Doren et al.
patent: 2002/0199070 (2002-12-01), Chaudhry et al.
patent: 0 817 074 (1998-07-01), None
Agarwal et al., “An Evaluation of Directory Schemes for Cache Coherence”, IEEE, 1988, pp. 280-289.
Gharachorloo, K., Lenoski, D., Laudon, J., Gibbons, P., Gupta, A. and Hennessey, J., Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors, (c) 1990 IEEE, pp. 15-26.
Jouppi, N., Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers, (c) 1990 IEEE, pp. 364-373.
Agarwal, A., Simoni, R., Hennesy, J. and Horowitz, M., An Evaluation of Directory Schemes for Cache Coherence, (c)1988 IEEE, pp. 353-362.
Papapanaroos, M. and Patel, J., A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories, (c) 1984 IEEE, pp. 284-290.
UltraSPARC Ultra Port Architecture (UPA): The New-Media System Architecture, http://www.sun.com/processors/whitepapers/wp95-023.html, Copyright 1994-2002 Sun Microsystems, pp. 1-4.
Porting OpenVMS Applications to Intel Itanium Architecture, Compaq Conputer Corporation, Apr. 2002, pp. 1-17.
Adve, S., Hill, M., Miller, B. and Nester, R., Detecting Data Races on Weak Memory Systems,(c) 1991 ACM, pp. 234-243.
Gharachorloo, K., Sharama, M., Steely, S. and Van Doren, S., Architecture and Design of AlphaServer GS320, Nov. 2000, pp. 1-12.
IEEE Standard for Scalable Coherent Interface (SCI), (c) 1993 IEEE, pp. Table of Contents, 30-34 and 141-188.
Scales, D. and Gharachorloo, K., Design and Performance of the Shasta Distributed Shared Memory Protocol, XP-000755264, Jul. 7, 1997, pp. 245-252.
Scales, D., Gharachorloo, K. and Thekkath, C., Shasta: A Low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory, XP-002173083, Jan. 10, 1996, pp. 174-185.
Scales, D. and Gharachorloo, K., Towards Transparent and Efficient Software Distributed Shared Memory, XP-000771029, Dec. 1997, pp. 157-169.
Scales, D., Gharachoroloo, K. and Aggarwal, A., Fine-Grain Software Distributed Shared Memory on SMP Clusters, WRL Research Report 97/3, Feb. 1997, pp. i and 1-28.
Tierney Gregory E.
Van Doren Stephen R.
Hewlett--Packard Development Company, L.P.
Portka Gary
LandOfFree
Mechanism for resolving ambiguous invalidates in a computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for resolving ambiguous invalidates in a computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for resolving ambiguous invalidates in a computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587681