Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate
2007-07-20
2010-12-28
Petranek, Jacob (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Reducing an impact of a stall or pipeline bubble
C712S214000
Reexamination Certificate
active
07861066
ABSTRACT:
A mechanism for suppressing instruction replay includes a processor having one or more execution units and a scheduler that issue instruction operations for execution by the one or more execution units. The scheduler may also cause instruction operations that are determined to be incorrectly executed to be replayed, or reissued. In addition, a prediction unit within the processor may predict whether a given instruction operation will replay and to provide an indication that the given instruction operation will replay. The processor also includes a decode unit that may decode instructions and in response to detecting the indication, may flag the given instruction operation. The scheduler may further inhibit issue of the flagged instruction operation until a status associated with the flagged instruction is good.
REFERENCES:
patent: 6542984 (2003-04-01), Keller
patent: 6877086 (2005-04-01), Boggs et al.
patent: 6912648 (2005-06-01), Hammarlund et al.
patent: 6952764 (2005-10-01), Sager
patent: 6981129 (2005-12-01), Boggs
patent: 7203817 (2007-04-01), Yeh
patent: 7237093 (2007-06-01), Musoll et al.
patent: 7457923 (2008-11-01), Chou et al.
patent: 2002/0091914 (2002-07-01), Merchant et al.
patent: 2002/0091915 (2002-07-01), Parady
patent: 2007/0186080 (2007-08-01), Luick
R. E. Kessler, E. J. McLellan, and D. A. Webb. “The Alpha 21264 Microprocessor Architecture,” International Conference on Computer Design (ICCD'98), pp. 90-95 (Oct. 1998).
A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. “Speculation Techniques for Improving Load Related Instruction Scheduling”, Proceedings of the 26th International Symposium on Computer Architecture (ISCA 26), May 2-4, 1999, pp. 42-53.
T. C. Mowry, C. Luk. “Predicting data cache misses in non-numeric applications through correlation profiling”, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, 1997, pp. 314-320.
Butler Michael G.
Dhodapkar Ashutosh S.
Shen Gene W.
Advanced Micro Devices , Inc.
Curran Stephen J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Petranek Jacob
LandOfFree
Mechanism for predicting and suppressing instruction replay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for predicting and suppressing instruction replay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for predicting and suppressing instruction replay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4185679