Mechanism for handling explicit writeback in a cache...

Details Mechanism for handling explicit writeback in a cache... Mechanism for handling explicit writeback in a cache...

2005-01-11

2005-01-11

Vital, Pierre M. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S151000, C711S163000, C710S006000, C710S040000

Reexamination Certificate

active

06842830

ABSTRACT:
A method and apparatus for a mechanism for handling explicit writeback in a cache coherent multi-node architecture is described. In one embodiment, the invention is a method. The method includes receiving a read request relating to a first line of data in a coherent memory system. The method further includes receiving a write request relating to the first line of data at about the same time as the read request is received. The method further includes detecting that the read request and the write request both relate to the first line. The method also includes determining which request of the read and write request should proceed first. Additionally, the method includes completing the request of the read and write request which should proceed first.

REFERENCES:
patent: 5875472 (1999-02-01), Bauman et al.
patent: 6122714 (2000-09-01), VanDoren et al.
patent: 6256713 (2001-07-01), Audityan et al.
patent: 6636949 (2003-10-01), Barroso et al.

Affiliated with

Also associated with

Rating

Mechanism for handling explicit writeback in a cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for handling explicit writeback in a cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for handling explicit writeback in a cache... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3378256