Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2000-12-29
2003-09-16
Lane, Jack A. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C711S146000, C711S124000
Reexamination Certificate
active
06622215
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to computer systems; more particularly, the present invention relates to resolving cache coherence conflicts in a computer system.
BACKGROUND
In the area of distributed computing when multiple processing nodes access each other's memory, the necessity for memory coherency is evident. Various methods have evolved to address the difficulties associated with shared memory environments. One such method involves a distributed architecture in which each node on the distributed architecture incorporates a resident coherence manager. Because of the complexity involved in providing support for various protocol implementations of corresponding architectures, existing shared memory multiprocessing architectures fail to support the full range of MESI protocol possibilities. Instead, existing shared memory multiprocessor architectures rely on assumptions so as to provide a workable although incomplete system to address these various architectures.
One of the fundamental flaws of these existing memory sharing architectures is that a responding node, containing modified data for a cache line where the home storage location for the memory in question resides on a different node, is expected only to provide a passive response to a request. No mechanism is built into the architectures to provide intelligent handling of the potential conflict between, for example, back-to-back Invalidation requests to the same line of memory. Therefore, a distributed mechanism for resolving cache coherence conflicts in a multiple processing node architecture is desired.
REFERENCES:
patent: 4399506 (1983-08-01), Evans et al.
patent: 5664151 (1997-09-01), Galles et al.
patent: 6405289 (2002-06-01), Arimilli et al.
Khare Manoj
Kumar Akhilesh
Looi Lily P.
Tan Sin S.
Blakely , Sokoloff, Taylor & Zafman LLP
Lane Jack A.
LandOfFree
Mechanism for handling conflicts in a multi-node computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for handling conflicts in a multi-node computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for handling conflicts in a multi-node computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3101142