Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-03-28
1999-10-05
Chan, Eddie P.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710100, 711140, 711146, 711169, G06F 1300
Patent
active
059616210
ABSTRACT:
A bus agent defers an ordered transaction if the transaction cannot be completed in order. When an ordered transaction is deferred, its visibility for the next ordered transaction is asserted if it can guarantee a sequential order of the ordered transaction and the next ordered transaction. This visibility indication allows the bus agent to proceed with the next ordered transaction without waiting for the completion status of the deferred transaction. The visibility indication provides fast processing of ordered transactions.
REFERENCES:
patent: 5682516 (1997-10-01), Sarangdhar et al.
patent: 5761444 (1995-09-01), Ajanovic et al.
patent: 5774700 (1995-04-01), Fisch et al.
patent: 5778438 (1995-12-01), Merchant
Pentium Pro Family Developer's Manual Volume: Specifications, Chapters 4-5, Dec. 1996.
Jayakumar Muthurajan
MacWilliams Peter D.
Pawlowski Stephen
Wu William S.
Chan Eddie P.
Intel Corporation
McLean Kimberly N.
LandOfFree
Mechanism for efficiently processing deferred order-dependent me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for efficiently processing deferred order-dependent me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for efficiently processing deferred order-dependent me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1165287