Mechanism for delivering interrupt messages

Details Mechanism for delivering interrupt messages Mechanism for delivering interrupt messages

1998-12-07

2001-07-17

Thai, Xuan M. (Department: 2181)

Electrical computers and digital data processing systems: input/

Interrupt processing

Source or destination identifier

C710S048000, C710S052000, C710S260000, C710S263000, C710S266000

Reexamination Certificate

active

06263397

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to the field of interrupt processing. In particular, the invention is related to interrupt processing on a parallel bus.
2. Description of Related Art
Fundamental to the performance of any computer system, a processor performs a number of operations including controlling various intermittent “services” requested by peripheral devices coupled to the computer system. These services may include data transmission, data capture or any other data manipulative operations essential to the functionality of the peripheral devices. One type of interrupt delivery mechanisms, namely an Advanced Programmable Interrupt Controller (“APIC”) interrupt delivery mechanism, is currently being used to detect an interrupt request from one of the peripheral devices and to advise the processor that a particular service corresponding to the interrupt request needs to be performed.
Referring to
FIG. 1
, an illustrative diagram of the conventional APIC interrupt delivery mechanism typically implemented within a computer is shown. The interrupt delivery mechanism distributes interrupt requests via an APIC bus
10
from an I/O APIC
20
coupled to a peripheral device (not shown) to a “local” APIC (not shown) of a host processor
30
. Typically, the APIC bus
10
is a two-bit serial bus supporting the transmission of a Programmable Interrupt Controller Data (“PICD[
1
:
0
]#”) signal having a bit representation in accordance with well-established APIC protocol. The PICD[
1
:
0
]# signal is a bi-directional serial message passing on the APIC bus
10
to transfer interrupt information such as interrupt type, arbitration data, interrupt vector, checksum, and status. As further shown, a Programmable Interrupt Controller Clock (“PICCL”) signal is used as an input clock to the host processor
30
for synchronous operation of APIC bus
10
.
While the APIC interrupt delivery mechanism is functional, it possesses a number of drawbacks. One drawback is that the APIC interrupt delivery mechanism relies on a slow, serial transmission rate, a maximum operation frequency of approximately 16.67 megahertz (“MHz”). Since interrupt processing is usually time critical, the slow serial transmission rate may have an impact on the host processor's ability to respond to critical events, especially real-time events. Another drawback is that the I/O APIC device has to be electrically compatible with the host processor both in physical and performance characteristics. As the host processor becomes faster, I/O APIC device may not respond accordingly.
Yet another drawback is that the conventional APIC interrupt delivery mechanism relies on a complicated communication protocol. If the peripheral device wishes to send additional information to a host memory, such information is initially sent to a buffer queue located within a chipset of the computer. However, before sending the interrupt via the PICD[
1
:
0
]# signal to the host processor, the I/O APIC device has to instruct the chipset to “flush” the buffer queue. The I/O APIC device
20
and the chipset usually have to go through a handshaking protocol to ensure that the additional information related to the interrupt is properly transferred to the main memory.
Thus, briefly stated, there are two disadvantages associated with the prior interrupt delivery mechanism. The first disadvantage is slow processing due to (i) low-bandwidth of the APIC bus supporting transmission of only a limited number of bits at a time and (ii) a handshaking protocol between the I/O APIC device and the chipset. The second disadvantage is that the interrupt delivery mechanism is not scalable, precluding one from taking advantage of increased processor speed.
It is, therefore, desirable to have an interrupt delivery mechanism that operates at a high clock rate to match the speed of new host processors and at the same time provides an efficient means to transfer message to the host processor.
SUMMARY OF THE INVENTION
The present invention describes a method and a system for an input/output (I/O) agent to generate an interrupt request by delivering an interrupt message to a system bus. The interrupt message includes an encoded interrupt transaction code and a destination identification. The I/O agent writes the interrupt message into a chipset interfacing between the I/O agent and the servicing processor. The servicing processor recognizes the interrupt message through the destination identification and processes the interrupt request accordingly.


REFERENCES:
patent: 4381542 (1983-04-01), Binder et al.
patent: 4422105 (1983-12-01), Rodesch et al.
patent: 4953072 (1990-08-01), Williams
patent: 4967342 (1990-10-01), Lent et al.
patent: 5029074 (1991-07-01), Maskas et al.
patent: 5043882 (1991-08-01), Ikeno
patent: 5119496 (1992-06-01), Nishikawa et al.
patent: 5146597 (1992-09-01), Williams
patent: 5428794 (1995-06-01), Williams
patent: 5481725 (1996-01-01), Jayakumar et al.
patent: 5555420 (1996-09-01), Sarangdhar et al.
patent: 5555430 (1996-09-01), Gephardt et al.
patent: 5560019 (1996-09-01), Narad
patent: 5588122 (1996-12-01), Garcia
patent: 5588125 (1996-12-01), Bennett
patent: 5613128 (1997-03-01), Nizar et al.
patent: 5692200 (1997-11-01), Carlson et al.
patent: 5761725 (1998-06-01), Zeller et al.
patent: 5941964 (1999-08-01), Young et al.
patent: 5953535 (1999-09-01), Brech

Affiliated with

Also associated with

Rating

Mechanism for delivering interrupt messages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for delivering interrupt messages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for delivering interrupt messages will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2526411