Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
1998-06-24
2001-02-27
Whitehead, Jr., Carl (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257S718000, C257S719000, C257S720000, C257S734000, C257S736000, C257S737000, C257S760000, C257S774000, C257S777000, C257S778000, C257S780000, C361S718000, C361S719000, C361S720000, C361S760000
Reexamination Certificate
active
06194782
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to integrated circuit packages in general, and specifically to surface mount area-array packages.
BACKGROUND OF THE INVENTION
Advances in the design of integrated circuit dies have created a demand for integrated circuit package designs which can accommodate a large number of interconnections between the package and the substrate without becoming excessively large. An important requirement of these high density integrated circuit package designs is that they maintain a low interconnection failure rate despite the large number of interconnections.
One such high density package design is a surface mount area-array package. This package does not employ formed metal leads. Instead, interconnection between the package and the substrate is provided by an array of metal alloy or electrically conductive polymer based compound terminations which form joints to mechanically and electrically connect the package and the substrate.
One type of such package is a plastic ball grid array (PBGA) package. The substrate of the package is composed of a laminated glass fibre resin structure which has metal traces on the outside and between the laminated layers and vias to interconnect the traces. An integrated circuit die is positioned on top of or adjacent the top of the package substrate and electrically connected to the traces. Through the vias, these traces connect to solder balls typically arrayed in regular concentric rings, usually square in shape, upon the bottom of the PBGA package. The integrated circuit die and the top of the substrate are encapsulated in a molded plastic for mechanical and environmental protection. The PBGA package is mounted upon a substrate employing known procedures such as reflow.
It was known that the solder ball interconnections beneath the integrated circuit die were the first to fail in operation when the PBGA was mounted upon the most commonly used substrate, namely a printed circuit board (PCB) formed with a laminated glass fibre resin based material. A prior solution for attempting to increase electrical reliability was to remove the interconnections which were beneath the die, known in the art as depopulating solder balls. However, this decreases the number of solder ball joints attaching the package to the substrate. The mechanical problem created, of not having sufficient attachment of the package to the substrate, is particularly significant in chip-scale packages (CSP's). A CSP is any package in which the package is only slightly larger than the die.
In
Factors Influencing Fatigue Life of Area
-
Array Solder Joints,
by R. Katchmar, E. Goulet and J. Laliberte, presented at 1996 ISHM in Minneapolis, the authors described a process by which they developed a formula for predicting the incremental spring stiffness &Dgr;K
i
of the i
th
ring of solder balls from the centre of the package. As a result of applying this formula to PBGAs mounted on printed circuit boards, it was theorized that the solder balls under the die should be retained, rather than removed, in order to extend the life of the remaining solder ball connections. However, the formulas published in the paper contained errors; in particular, the formula for calculating &Dgr;K
i
was incorrect. Also, no practical solutions have been proposed and the paper is silent with regard to ceramic column grid array (CCGA) packages and CSP's.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide an improved integrated circuit package and method of connecting an integrated circuit package to a substrate in which one or more of the disadvantages of the prior art is obviated or mitigated.
Therefore, the invention may be summarized according to a first broad aspect as an integrated circuit package for mounting on a substrate of local coefficient of thermal expansion &agr;
s
comprising: a package substrate of local coefficient of thermal expansion &agr;
pkg
; a semiconductor die mounted either on or adjacent a top surface of the package substrate and electrically connected thereto; an array of conductive surface mount terminations of finite thickness mounted on a bottom surface of the package substrate at least some of which are connected through the package substrate to the semiconductor die; the terminations being arranged in rings i around a neutral point of the package; each of the rings being a distance DNP
i
from the neutral point of the package; each of the rings having a number of terminations n
i
; each ring having a termination pitch P; the terminations having a modulus of elasticity E
t
and a structural thickness h
t
; the package having a modulus of elasticity E
pkg
and a structural thickness h
pkg
; successive rings having a change in the distance from the neutral point of the package &agr;DNP; each of the rings cycling through a temperature range &agr;T
i
during operation; and at least one adhesive mass; the at least one adhesive mass being located on the bottom of the package substrate in the area(s) where the terminations when mounted upon the substrate to form joints would have highest joint strain energy density W
Gi
as calculated by the equations
W
Gi
=k
i
{DNP
i
(&agr;
s
−&agr;
pkg
)
i
&agr;T
i
}
2
k
i
=l/
4
n
i
&Sgr;(1/&Dgr;
K
j
)
j=1,i
&Dgr;K
j
=(
P/&Dgr;DNP
)
j
/{1/(
Eh
)
t
+1/(
Eh
)
pkg
}
j
such that when mounted upon the substrate the at least one adhesive mass will co-operate with the package substrate and the substrate to adhere the package substrate and the substrate to each other.
According to another aspect of the present invention, there is provided an integrated circuit package for mounting on a substrate comprising: a package substrate; a semiconductor die mounted either on or adjacent a top surface of the package substrate and electrically connected thereto; an array of conductive surface mount terminations of finite thickness mounted on a bottom surface of the plastic package substrate at least some of which are connected through the package substrate to the semiconductor die; and at least one adhesive mass; the at least one adhesive mass being located on the bottom of the package substrate such that when mounted upon the substrate the at least one adhesive mass will co-operate with the package substrate and the substrate to adhere the package substrate and the substrate to each other.
According to a further aspect of the present invention, there is provided an integrated circuit package for mounting on a substrate comprising: a plastic package substrate having a coefficient of thermal expansion substantially the same as the coefficient of thermal expansion of the substrate; a semiconductor die mounted either on or adjacent a top surface of the plastic package substrate and electrically connected thereto; an array of conductive surface mount terminations of finite thickness mounted on a bottom surface of the plastic package substrate at least some of which are connected through the plastic package substrate to the semiconductor die; and an adhesive mass; the adhesive mass being located on the bottom of the plastic package substrate substantially beneath the semiconductor die such that when mounted upon the substrate the adhesive mass will co-operate with the plastic package substrate and the substrate to adhere the package substrate and the substrate to each other.
According to a further aspect of the present invention, there is provided an integrated circuit package for mounting on a substrate comprising: a ceramic package substrate having a coefficient of thermal expansion substantially lower than the coefficient of thermal expansion of the substrate; a semiconductor die mounted either on or adjacent a top surface of the ceramic package substrate and electrically connected thereto; an array of conductive surface mount terminations of finite thickness mounted on a bottom surface of the substrate at least some of which are connected through the substrate to the semiconductor die; a plurality of adhesive masses; the adhesive masses
Jr. Carl Whitehead
Nortel Networks Limited
Warren Matthew E.
LandOfFree
Mechanically-stabilized area-array device package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanically-stabilized area-array device package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanically-stabilized area-array device package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2599789