Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2000-12-21
2004-03-09
Zarabian, Amir (Department: 2022)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S623000, C438S624000, C438S761000, C438S781000, C438S790000
Reexamination Certificate
active
06703324
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to microelectronic structures and fabrication methods, and more particularly to the formation of electrically insulating structures and materials which have low dielectric constants.
2. Background
Advances in semiconductor manufacturing technology have led to the development of integrated circuits having multiple levels of interconnect. In such an integrated circuit, patterned conductive material on one interconnect level is electrically insulated from patterned conductive material on another interconnect level by films of material such as silicon dioxide.
A consequence of having of patterned conductive material separated by an insulating material, whether the conductive material is on a single level or multiple levels, is the formation of undesired capacitors. The parasitic capacitance between patterned conductive material, or more simply, interconnects, separated by insulating material on microelectronic devices contributes to effects such as RC delay, power dissipation, and capacitively coupled signals, also known as cross-talk.
One way to reduce the unwanted capacitance between the interconnects is to increase the distance between them. Increased spacing between interconnect has adverse consequences such as increased area requirements, and corresponding increases in manufacturing costs. Another way to reduce the unwanted capacitance between the interconnects is to use an insulating material with a lower dielectric constant.
What is needed is a structure providing low parasitic capacitance between patterned conductors, and methods of making such a structure.
REFERENCES:
patent: 5449427 (1995-09-01), Wojnarowski et al.
patent: 5804508 (1998-09-01), Gnade et al.
patent: 5895263 (1999-04-01), Carter et al.
patent: 6063714 (2000-05-01), Smith et al.
patent: 6280794 (2001-08-01), TU et al.
patent: 6329017 (2001-12-01), LIU et al.
patent: 6479374 (2002-11-01), Ioka et al.
patent: 0333132 (1989-09-01), None
patent: 0881678 (1998-12-01), None
patent: WO 9952136 (1999-10-01), None
patent: WO 9963587 (1999-12-01), None
International Search Report PCT/US 01/43646.
Novacek Christy
Wheeler Cyndi M.
Zarabian Amir
LandOfFree
Mechanically reinforced highly porous low dielectric... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanically reinforced highly porous low dielectric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanically reinforced highly porous low dielectric... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3200259