Maximum likelihood detector and/or decoder

Details Maximum likelihood detector and/or decoder Maximum likelihood detector and/or decoder

2007-08-28

2007-08-28

Lamarre, Guy J. (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S795000, C375S262000, C375S341000

Reexamination Certificate

active

10867216

ABSTRACT:
A maximum likelihood detector receiving a data stream corresponding to ideal values which may include noise, and outputting information specifying a sequence of states of maximum likelihood selected from possible states corresponding to the data stream according to weighting value selections made by the processors, the ideal values being determined by the possible states, including: a pre-processor to obtain first weighting values; processors in a hierarchy, each processor in a select level of the hierarchy is programmed to use, respectively, a plurality of the weighting values to calculate subsequent weighting values indicating respective likelihoods that a section of the data stream values corresponds to each of a plurality of possible state sequences, for each possible initial state and each possible final state, to select further weighting value of highest likelihood corresponding to a state sequence from the initial state to the final state.

REFERENCES:
patent: 4644564 (1987-02-01), Dolivo et al.
patent: 5042036 (1991-08-01), Fettweis
patent: 5917859 (1999-06-01), Yamasaki et al.
patent: 2002/0021770 (2002-02-01), Beerel et al.
patent: 2005/0094748 (2005-05-01), Zaboronski et al.
patent: 2383506 (2003-06-01), None
“PTC Search Report filed in PCT/GB2004/002537”, (Aug. 9, 2004), 5 Pages.
“United Kingdom Search Report filed in Application No. GB0413103.3”, (Oct. 19, 2004), 1 Page.
Black, P. J., et al., “A 140-Mb / s, 32-State, Radix-4 Viterbi Decoder”,IEEE Journal of Solid-State Circuits, 27(12), (1993), 1877-1885.
Fitzpatrick, K. K., et al., “A Difference Metric Implementatin for Maximum-Likelihood Sequence Estimation of Binary Input Intersymbol Interference Channels”,Communication Theory Mini-Conference, GLOBECOM '95, IEEE, (1995), 860-864.
Fossorier, M. P., et al., “Differential Trellis Decoding of Convolutional Codes”,IEEE Transactions on Information Theory, 46(3), (2000), 1046-1053.
Ölçer, S. , et al., “Diiference-metric Viterbi Decoding of Multilever Class-IV Partial-Response Signals”,IEEE Transactions on Communications, 42(2/3/4), (1994), 1558-1570.
“PCT International Search Report filed in PCT /GB2004/002536”, (Aug. 30, 2004),7 Pages.
“United Kingdom Search Report filed in Application No. GB0413104.1”, (Oct. 13, 2004),1 Page.
Altekar, S. A., et al., “Improvements in Detectors Based Upon Colored Noise”,IEEE Transactions on Magnetics, 34(1), (Jan. 1998),94-97.
Thapar, H. K., et al., “A Block Processing Method for Designing High-Speed Viterbi Detectors”,IEEE International Conference on Communications, BOSTONICC '89, vol. 2, (Jun. 11, 1989),1069-1100.

Affiliated with

Also associated with

Rating

Maximum likelihood detector and/or decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Maximum likelihood detector and/or decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maximum likelihood detector and/or decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3895637