Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-05-03
2011-05-03
Chaudry, M. Mujtaba K (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S794000, C369S059220
Reexamination Certificate
active
07937650
ABSTRACT:
According to one embodiment, a maximum likelihood decoder includes a branch metric calculator, a processor configured to perform addition, comparison, and selection of an output from the branch metric calculator and a path metric memory, and outputs a selection signal for identifying a selection result, a path memory configured to store a time variation of the selection signal, and a path detection module configured to detect a decoding signal based on the time variation of the stored selection signal. A decoding method includes selecting operation modes of at least one of the branch metric calculator, the processor, and the path memory between a first operation mode in which an operation is performed at a channel rate frequency and a second operation mode in which an operation is performed at a specific frequency lower than the channel rate frequency.
REFERENCES:
patent: 4788694 (1988-11-01), Calderbank
patent: 5418795 (1995-05-01), Itakura et al.
patent: 5878092 (1999-03-01), Choi
patent: 5907586 (1999-05-01), Katsuragawa et al.
patent: 6963528 (2005-11-01), Ogura
patent: 7212476 (2007-05-01), Ogura
patent: 7274645 (2007-09-01), Urita
patent: 2005/0283629 (2005-12-01), Tanaka et al.
patent: 2008/0209305 (2008-08-01), Sato
patent: 08-212716 (1996-08-01), None
patent: 2002-208219 (2002-07-01), None
patent: 2002-269925 (2002-09-01), None
patent: 2006-4465 (2006-01-01), None
patent: 2007-273016 (2007-10-01), None
patent: 2008-010097 (2008-01-01), None
patent: 2008-112543 (2008-05-01), None
Black et al., “A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder”, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, pp. 1877-1885, (1992).
Yeung et al., “A 210Mb/s Radix-4 Bit-Level Pipeline Viterbi Decoder”, IEEE International Solid-State Circuits Conference, pp. 88-89, (1995).
Choi, “Reconfigurable Front-End System for BD/DVD/CD Recorder”, IEEE Transactions on Consumer Electronics, vol. 53, No. 2, pp. 474-480, (2007).
Final Notice of Reason for Rejection mailed May 25, 2010, from the Japanese Patent Office for Japanese Patent Application No. 2008-164946 (2 pages).
Final Notice of Reason for Rejection mailed Feb. 23, 2010, from the Japanese Patent Office for Japanese Patent Application No. 2008-164946 (4 pages).
Notice of Reason for Rejection mailed Nov. 24, 2009, from the Japanese Patent Office for Japanese Patent Application No. 2008-164946 (3 pages).
Notice of Reason for Rejection mailed Aug. 11, 2009, from the Japanese Patent Office for Japanese Patent Application No. 2008-164946 (2 pages).
Chaudry M. Mujtaba K
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
LandOfFree
Maximum likelihood decoder and decoding method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Maximum likelihood decoder and decoding method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maximum likelihood decoder and decoding method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2645494