Matrix operation processing device

Details Matrix operation processing device Matrix operation processing device

2006-08-01

2006-08-01

Baker, Stephen M. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S757000, C714S759000

Reexamination Certificate

active

07085983

ABSTRACT:
An input data signal string I is temporarily stored in an input register, and is input to a parallel adder operating according to the instruction of a control unit. The control unit designates an address of a ROM storing a check matrix H, and obtains information about locations of “1s” in a specific column of the check matrix corresponding to a current input data bit. The ROM instructs selectors SEL1#1–SEL1#CW to select from a register reg(M) bits corresponding to rows in which the check matrix value is 1 for the specified matrix column and sends the selected values to the adder. Results of the additions and the values output from the reg(M) are selected between for input to the reg(M) through the selectors SEL2#1–SEL2#M. This process is repeated until all the input bits have been processed.

REFERENCES:
patent: 4450561 (1984-05-01), Gotze et al.
patent: 2002/0188906 (2002-12-01), Kurtas et al.
patent: 2003/0033570 (2003-02-01), Khannanov et al.
patent: 2003/0037298 (2003-02-01), Eleftheriou et al.

Affiliated with

Also associated with

Rating

Matrix operation processing device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Matrix operation processing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matrix operation processing device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3633891