Matrix device with redundancy fuses for integrated memory

Details Matrix device with redundancy fuses for integrated memory Matrix device with redundancy fuses for integrated memory

1995-03-21

1997-01-14

Nguyen, Tan T.

Static information storage and retrieval

Read/write circuit

Bad bit

36518509, 3652257, G11C 2900

Patent

active

055946933

ABSTRACT:
An integrated circuit memory organized in rows and columns of memory cells and having a plurality of redundancy fuses for storing an address of defective rows and columns of the memory cells, in the redundancy fuses, and for selecting a replacement redundant element when an address of a defective row or column is detected. The address code of each defective row or column is recorded in a column of redundancy fuses, each row of the column comprising two cells per digit of the address code, each cell being responsive to either the digit itself or its complement. During a reading of the integrated circuit, only the column that corresponds to the previously recorded address code will not be characterized by a current flow and will be selected as the associated redundant element.

REFERENCES:
patent: 4546454 (1985-10-01), Anil Gupta et al.
patent: 5204836 (1993-04-01), Reed

Affiliated with

Also associated with

Rating

Matrix device with redundancy fuses for integrated memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Matrix device with redundancy fuses for integrated memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matrix device with redundancy fuses for integrated memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393712