Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-08-27
1998-08-25
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 41, H03K 1977
Patent
active
057986568
ABSTRACT:
An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.
REFERENCES:
patent: 4296475 (1981-10-01), Nederlof et al.
patent: 4670749 (1987-06-01), Freeman
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4870302 (1989-09-01), Freeman
patent: 4930107 (1990-05-01), Chan et al.
patent: 4973956 (1990-11-01), Lin et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5015883 (1991-05-01), Waller
patent: 5047766 (1991-09-01), Hofmann
patent: 5047983 (1991-09-01), Iwai et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5130947 (1992-07-01), Reed
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5175865 (1992-12-01), Hillis
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5221922 (1993-06-01), Trumpp et al.
patent: 5243238 (1993-09-01), Kean
patent: 5303181 (1994-04-01), Stockton
patent: 5327393 (1994-07-01), Merchant et al.
patent: 5338984 (1994-08-01), Sutherland
Zlotnick, Fred; Butler, Paul; Wanhao, Li; Dandas, Tang "A High Performance Fine-Grained Approach to SRAM Based FPGA's" Weson/93, Conference Record, Sep. 28-30th, San Francisco, CA 1993, pp. 321-326.
Mead and Conway, "Introduction to VLSI Systems", Oct. 1980, Addison-Wesley Pub. Co., Reading Mass. pp. 157-160.
Product Literature, "CLi6000 Series Field-Programmable Gate Arrays" Concurrent Logic, Inc. May 1992, Revision B, 16 pages.
Stone, H. S.; IEEE Transactions on Computers, vol. C19, No. 1; "A Logic in Memory Computer"; Jan. 1970; pp. 73-78.
Kautz, W.. H.; IEEE Transactions on Computers, vo. C18, No. 8; "Cellular Logic-in-Memory Arrays"; Aug. 1969; pp. 719-727.
EI-Ayat, Khaled A. et al., "A CMOS Electrically Configurable Gate Array", IEEE Journal of Solid State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
IBM Technical Disclosure Bulletin, "Dense Multi-Port SRAM Cell" vol. 32, No. 10A, Mar. 1990, pp. 176-178.
Casey Michael R.
Hudspeth David R.
Xilinx , Inc.
Young Edel M.
LandOfFree
Match register with duplicate decoders does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Match register with duplicate decoders, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Match register with duplicate decoders will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-38423